STGIPL30C60-H



SLLIMM[™] (small low-loss intelligent molded module) IPM, 3-phase inverter, 30 A, 600 V short-circuit rugged IGBT

Datasheet - preliminary data



• UL Recognized: UL1557 file E81734

Applications

- 3-phase inverters for motor drives
- Home appliances, such as washing machines, refrigerators, air conditioners and sewing machines

Description

This intelligent power module provides a compact, high performance AC motor drive in a simple, rugged design. Combining ST proprietary control ICs with the most advanced short-circuit-rugged IGBT system technology, this device is ideal for 3-phase inverters in applications such as home appliances and air conditioners. SLLIMM[™] is a trademark of STMicroelectronics.



Features

- IPM 30 A, 600 V 3-phase IGBT inverter bridge including control ICs for gate driving and freewheeling diodes
- Short-circuit rugged IGBTs
- V_{CE(sat)} negative temperature coefficient
- 3.3 V, 5 V, 15 V CMOS/TTL inputs comparators with hysteresis and pull down/pull up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Smart shut down function
- Comparators for fault protection against overtemperature and overcurrent
- Op amps for advanced current sensing
- DBC substrate leading to low thermal resistance
- Isolation rating of 2500 V_{rms}/min

Table 1. Device summary

Order code	Marking	Package	Packaging
STGIPL30C60-H	GIPL30C60-H	SDIP-38L	Tube

Contents

1	Inter	nal block diagram and pin configuration
2	Elect	trical ratings
	2.1	Absolute maximum ratings 6
	2.2	Thermal data
3	Elec	trical characteristics8
	3.1	Control part
		3.1.1 NTC thermistor
	3.2	Waveforms definitions
4	Sma	rt shutdown function 15
5	Appl	ications information
	5.1	Recommendations
6	Pack	age information
7	Revi	sion history



1

Internal block diagram and pin configuration



Figure 1. Internal block diagram



Pin	Symbol	Table 2. Pin description Description
1	OUTU	High side reference output for U phase
2	V _{boot U}	Bootstrap voltage for U phase
3	LINU	Low side logic input for U phase
4	HINU	High side logic input for U phase
5	OP-U	Op amp inverting input for U phase
6	OP _{OUT U}	Op amp output for U phase
7	OP+U	Op amp non inverting input for U phase
8	CINU	Comparator input for U phase
9	OUT _V	High side reference output for V phase
10	V _{boot V}	Bootstrap voltage for V phase
11	LIN _V	Low side logic input for V phase
12	HINV	High side logic input for V phase
13	OP-V	Op amp inverting input for V phase
14	OP _{OUT V}	Op amp output for V phase
15	OP+ _V	Op amp non inverting input for V phase
16	CINV	Comparator input for V phase
17	OUT _W	High side reference output for W phase
18	V _{boot W}	Bootstrap voltage for W phase
19	LIN _W	Low side logic input for W phase
20	HINW	High side logic input for W phase
21	OP-W	Op amp inverting input for W phase
22	OP _{OUT W}	Op amp output for W phase
23	OP+W	Op amp non inverting input for W phase
24	CINW	Comparator input for W phase
25	V _{CC}	Low voltage power supply
26	SD / OD	Shut down logic input (active low) / open drain (comparator output)
27	GND	Ground
28	T ₂	NTC thermistor terminal 2
29	T ₁	NTC thermistor terminal 1
30	N _W	Negative DC input for W phase
31	W	W phase output
32	Р	Positive DC input
33	N _V	Negative DC input for V phase
34	V	V phase output

Table 2. Pin description



Pin Symbol Description						
35	Р	Positive DC input				
36	NU	Negative DC input for U phase				
37	U	U phase output				
38	Р	Positive DC input				

Table 2. Pin description (continued)

Figure 2. Pin layout (bottom view)





2 Electrical ratings

2.1 Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{PN}	Supply voltage applied between $P\text{-}N_U,N_V,N_W$	450	V
V _{PN(surge)}	Supply voltage (surge) applied between $\text{P-N}_{U},$ $\text{N}_{V},$ N_{W}	500	V
V _{CES}	Each IGBT collector emitter voltage ($V_{IN}^{(1)} = 0$)	600	V
± I _C	Each IGBT continuous collector current at $T_{C} = 25^{\circ}C$	30	А
$\pm I_{CP}^{(2)}$	Each IGBT pulsed collector current	60	А
P _{TOT}	Each IGBT total dissipation at $T_{C} = 25^{\circ}C$	56	W
t _{scw}	Short circuit withstand time, $V_{CE} = 0.5 V_{(BR)CES}$ T _j = 125 °C, $V_{CC} = V_{boot}$ = 15 V, V_{IN} ⁽¹⁾ = 0÷5 V	5	μs

Table 3. Inverter part

1. Applied between HIN_i , LIN_i and GND for i = U, V, W

2. Pulse width limited by max junction temperature

Table 4. Control part

Symbol	Parameter	Min.	Max.	Unit				
V _{OUT}	Output voltage applied between OUT _U , OUT _V , OUT _W - GND	V _{boot} - 21	V _{boot} + 0.3	V				
V _{CC}	Low voltage power supply	- 0.3	21	V				
V _{CIN}	Comparator input voltage	- 0.3	V _{CC} + 0.3	V				
V _{op+}	OPAMP non-inverting input	- 0.3	V _{CC} + 0.3	V				
V _{op-}	OPAMP inverting input	- 0.3	V _{CC} + 0.3	V				
V _{boot}	Bootstrap voltage	- 0.3	620	V				
V _{IN}	Logic input voltage applied between HIN, LIN and GND	- 0.3	15	V				
V _{SD/OD}	Open drain voltage	- 0.3	15	V				
dV _{OUT} /dt	Allowed output slew rate		50	V/ns				



Symbol	Symbol Parameter		Unit					
V _{ISO}	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, t = 60sec.)	2500						
Тj	T _j Power chips operating junction temperature -40 to 150		°C					
T _C Module case operation temperature -40 t		-40 to 125	°C					

Table 5. Total system

2.2 Thermal data

Table 6. Thermal data

Symbol	Parameter	Value	Unit
R _{th(j-c)}	Thermal resistance junction-case single IGBT	2.2	°C/W
' 'th(j-c)	Thermal resistance junction-case single diode	5	°C/W



3 Electrical characteristics

 $T_i = 25 \ ^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Test condition	Value			Unit
Symbol	Farameter	lest condition	Min.	Тур.	Max.	
V _{CE(sat)}	Collector-emitter saturation voltage	$V_{CC} = V_{Boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \div 5 \text{ V},$ $I_{C} = 30 \text{ A}$	-	1.9		v
		$V_{CC} = V_{Boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \div 5 \text{ V},$ $I_{C} = 30 \text{ A}, T_{j} = 125 \text{ °C}$	-	2.2		
I _{CES}	Collector-cut off current (V _{IN} ⁽¹⁾ =0 "logic state")	$V_{CE} = 550 V$ $V_{CC} = V_{boot} = 15 V$	-		150	μA
V _F	Diode forward voltage	$V_{IN}^{(1)} = 0$ "logic state", $I_C = 30 \text{ A}$	-	2.0	2.3	V
Inductive	load switching time and	energy				
t _{on}	Turn-on time		-	440		
t _{c(on)}	Crossover time (on)	14 000 V	-	190		
t _{off}	Turn-off time	$V_{DD} = 300 \text{ V},$ $V_{CC} = V_{boot} = 15 \text{ V},$	-	780		ns
t _{c(off)}	Crossover time (off)	$V_{IN}^{(1)} = 0 \div 5 V,$	-	135		
t _{rr}	Reverse recovery time	I _C = 30 A (see <i>Figure 3</i>)	-	100		1
Eon	Turn-on switching losses		-	870		
E _{off}	Turn-off switching losses		-	740		μJ

Table 7. Inverter part

1. Applied between $HIN_i LIN_i$ and GND for i = U, V, W.

Note: t_{on} and t_{off} include the propagation delay time of the internal drive. $t_{C(ON)}$ and $t_{C(OFF)}$ are the switching time of IGBT itself under the internally given gate driving condition.



57



Figure 3. Switching time test circuit





Figure 4 "Switching time definition" refers to HIN, LIN inputs (active high).

3.1 Control part

Table 8. Low voltage power supply (V_{CC} = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{cc_hys}	V _{cc} UV hysteresis		1.2	1.5	1.8	V
V _{cc_thON}	V _{cc} UV turn ON threshold		11.5	12	12.5	V
V _{cc_thOFF}	V _{cc} UV turn OFF threshold		10	10.5	11	V
I _{qccu}	Undervoltage quiescent supply current	V _{CC} = 10 V SD /OD = 5 V; LIN = 0 HIN = 0, CIN = 0			450	μA
I _{qcc}	Quiescent current	$V_{CC} = 15 V$ SD /OD = 5 V; LIN = 0 HIN = 0, CIN = 0			3.5	mA
V _{ref}	Internal comparator (CIN) reference voltage		0.5	0.54	0.58	V

Table 9. Bootstrapped voltage (V_{CC} = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{BS_hys}	V _{BS} UV hysteresis		1.2	1.5	1.8	V
V _{BS_thON}	V _{BS} UV turn ON threshold		11.1	11.5	12.1	V
V _{BS_thOFF}	V _{BS} UV turn OFF threshold		9.8	10	10.6	V
I _{QBSU}	Undervoltage V _{BS} quiescent current	V _{BS} < 9 V SD /OD = 5 V; LIN = 0 and HIN = 5 V; CIN = 0		70	110	μA
I _{QBS}	V _{BS} quiescent current	V _{BS} = 15 V SD /OD = 5 V; LIN = 0 and HIN = 5 V; CIN = 0		200	300	μA
R _{DS(on)}	Bootstrap driver on resistance	LVG ON		120		Ω

Table 10. Logic inputs (V_{CC} = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{il}	Low logic level voltage		0.8		1.1	V
V _{ih}	High logic level voltage		1.9		2.25	V
I _{HINh}	HIN logic "1" input bias current	HIN = 15 V	20	40	100	μA
I _{HINI}	HIN logic "0" input bias current	HIN = 0 V			1	μA
I _{LINh}	LIN logic "1" input bias current	LIN = 15 V	20	40	100	μA
I _{LINI}	LIN logic "0" input bias current	LIN = 0 V			1	μA
I _{SDh}	SD logic "0" input bias current	SD = 15 V	30	120	300	μΑ
I _{SDI}	SD logic "1" input bias current	SD = 0 V			3	μA
Dt	Dead time	see Figure 7		1.2		μs



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{io}	Input offset voltage	$V_{ic} = 0 V, V_o = 7.5 V$			6	mV
l _{io}	Input offset current			4	40	nA
I _{ib}	Input bias current (1)	$V_{ic} = 0 V, V_o = 7.5 V$		100	200	nA
V _{icm}	Input common mode voltage range		0			V
V _{OL}	Low level output voltage	$R_L = 10 \text{ k}\Omega \text{ to } V_{CC}$		75	150	mV
V _{OH}	High level output voltage	$R_L = 10 \text{ k}\Omega \text{ to GND}$	14	14.7		V
	Output short circuit current	Source, V _{id} = +1; V _o = 0 V	16	30		mA
Ι _ο		Sink, V_{id} = -1; V_o = V_{CC}	50	80		mA
SR	Slew rate	$V_i = 1 \div 4 V; C_L = 100 pF;$ unity gain	2.5	3.8		V/µs
GBWP	Gain bandwidth product	V _o = 7.5 V	8	12		MHz
A _{vd}	Large signal voltage gain	$R_L = 2 k\Omega$	70	85		dB
SVR	Supply voltage rejection ratio	vs. V _{CC}	60	75		dB
CMRR	Common mode rejection ratio		55	70		dB

1. The direction of input current is out of the IC.

Table 12. Sense comparator characteristics ($V_{CC} = 15$ V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
I _{ib(i)}	Input bias current	V _{CIN(i)} =1 V, i= U, V o W	-		3	μA	
V _{ol}	Open-drain low-level output voltage I _{od} = 3 mA		-		0.5	V	
t _{d_comp}	Comparator delay	SD /OD pulled to 5 V through 100 kΩ resistor	-	90	130	ns	
SR	Slew rate	$C_L = 180 \text{ pF}; \text{ R}_{pu} = 5 \text{ k}\Omega$	-	60		V/µsec	
t _{sd}	Shut down to high / low side driver propagation delay		50	125	200		
t _{isd}	Comparator triggering to high / low side driver turn-off propagation delay	Measured applying a voltage step from 0 V to 3.3 V to pin CIN _i	50	200	250	ns 50	



Condition	Logic input (V _I)			Output		
Condition	SD	LIN	HIN	LVG	HVG	
Shutdown enable half-bridge tri-state	L	х	х	L	L	
Interlocking half-bridge tri-state	н	н	н	L	L	
0 ''logic state" half-bridge tri-state	н	L	L	L	L	
1 "logic state" low side direct driving	н	н	L	н	L	
1 "logic state" high side direct driving	н	L	н	L	н	

Table 13. Truth table

Note: X: don't care



3.1.1 NTC thermistor

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit.
R ₂₅	Resistance	T = 25°C		5		kΩ
R ₁₂₅	Resistance	T = 125°C		300		Ω
В	B-constant	T = 25°C to 85°C		3340		К
Т	Operating temperature		-40		125	°C

Table 14. NTC thermistor

Equation 1: resistance variation vs. temperature

$$\mathsf{R}(\mathsf{T}) = \mathsf{R}_{25} \cdot \mathsf{e}^{\mathsf{B}\left(\frac{1}{\mathsf{T}} - \frac{1}{298}\right)}$$

Where T are temperatures in Kelvin.



3.2 Waveforms definitions





4 Smart shutdown function

The STGIPL30C60-H integrates a comparator for fault sensing purposes. The comparator has an internal voltage reference V_{RFF} connected to the inverting input, while the noninverting input, available on pin (CIN), can be connected to an external shunt resistor in order to implement a simple over-current protection function. When the comparator triggers, the device is set in shutdown state and both its outputs are set to low-level leading the halfbridge in tri-state. In the common overcurrent protection architectures the comparator output is usually connected to the shutdown input through a RC network, in order to provide a mono-stable circuit, which implements a protection time that follows the fault condition. Our smart shutdown architecture allows to immediately turn-off the output gate driver in case of overcurrent, the fault signal has a preferential path which directly switches off the outputs. The time delay between the fault and the outputs turn-off is no more dependent on the RC values of the external network connected to the shutdown pin. At the same time the DMOS connected to the open-drain output (pin SD/OD) is turned on by the internal logic which holds it on until the shutdown voltage is lower than the logic input lower threshold (V_{il}) . Finally, the smart shutdown function provides the possibility to increase the real disable time without increasing the constant time of the external RC network.





Figure 8. Smart shutdown timing waveforms

Please refer to *Table 12* for internal propagation delay time details.



5 Applications information





DocID024585 Rev 4

5.1 Recommendations

- Input signals HIN, LIN are active high logic. A 375 kΩ (typ.) pull down resistor is built-in for each input. If an external RC filter is used, for noise immunity, pay attention to the variation of the input signal level.
- To prevent the input signals oscillation, the wiring of each input should be as short as possible.
- By integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler is possible.
- Each capacitor should be located as nearby the pins of IPM as possible.
- Low inductance shunt resistors should be used for phase leg current sensing.
- Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.
- The SD/OD signal should be pulled up to 5 V / 3.3 V with an external resistor (see Section 4: Smart shutdown function for detailed info).

Symbol	Parameter	Conditions	Value			Unit
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
V _{PN}	Supply Voltage	Applied between P-Nu, Nv, Nw		300	400	V
V _{CC}	Control supply voltage	Applied between V _{CC} -GND	13.5	15	18	V
V _{BS}	High side bias voltage	Applied between V_{BOOTI} -OUT _i for i = U, V, W	13		18	V
t _{dead}	Blanking time to prevent Arm-short	For each input signal	1.5			μs
f _{PWM}	PWM input signal	-40°C < T _c < 100°C -40°C < T _j < 125°C			20	kHz
т _с	Case operation temperature				100	°C

Table 15. Recommended operating conditions

Note: For further details refer to AN3338.



6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

Please refer to dedicated technical note TN0107 for mounting instructions.

Dimensione	mm.					
Dimensions	Min.	Тур.	Max.			
А	49.10	49.60	50.10			
A1	1.10	1.30	1.50			
A2	1.40	1.60	1.80			
A3	44.10	44.60	45.10			
В	24.00	24.50	25.00			
B1	11.25	11.85	12.45			
B2	27.10	27.60	28.10			
B3	28.60	29.10	29.60			
С	5.00	5.40	6.00			
C1	6.50	7.00	7.50			
C2	10.35	10.85	11.35			
е	1.10	1.30	1.50			
e1	3.20	3.40	3.60			
e2	5.80	6.00	6.20			
e3	4.60	4.80	5.00			
e4	5.60	5.80	6.00			
e5	6.30	6.50	6.70			
e6	4.50	4.70	4.90			
D		38.10				
D1		5.75				
E		11.80				
E1		2.15				
F	0.85	1.00	1.15			
F1	0.35	0.50	0.65			
R	1.55	1.75	1.95			
Т	0.45	0.55	0.65			
V	0°		6°			

Table 16. SDIP-38L mechanical data





Figure 10. SDIP-38L drawing dimensions





Figure 11. SDIP-38L shipping tube type A (dimensions are in mm.)





Figure 12. SDIP-38L shipping tube type B (dimensions are in mm.)



7 Revision history

Date	Revision	Changes
22-Apr-2013	1	Initial release
09-Jul-2013	2	Updated Dt value in Table 10: Logic inputs (VCC = 15 V unless otherwise specified), t_{dead} in Table 15: Recommended operating conditions and V_F in Table 7: Inverter part.
12-Jul-2013	3	Document status promoted from target to preliminary data.
17-Jul-2013	4	Updated features in cover page.

Table 17. Document revision history



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

> ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied.

mormation in this document supersedes and replaces an mormation previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

DocID024585 Rev 4

