


STV82x6

Multistandard TV Audio Processor and Digital Sound Demodulator

DATASHEET





This device incorporates the SRS (Sound Retrieval System) under licence from SRS Labs, Inc.

Key Features

- NICAM, AM, FM Monvand FM 2 Carrier Stereo Demodula ors for all sound carriers between 4.5 and 7 MHz
- Mono ใก[หน้ provided for optimum AM Demodu'ation performances
- © Cemodulation controlled by Automatic Standard Recognition System
- Sound IF AGC with wide range
- Overmodulation and Carrier Offset recovery
- Smart Volume Control
- 5-band Equalizer & Bass/Treble Control
- Automatic Loudness Control
- Loudspeaker and Headphone outputs with Volume/Balance Controls and Beeper

- Subwoofer output with Volume Control and Programmable Bandwidth
- Spatial Sound Effects (ST WideSurround and Pseudo-Stereo)



- SRS® 3D Surround
- 3-to-2 Analog Stereo Audio I/Os (SCART compatible) with Audio Matrix
- Low-noise Audio Mutes and Switches
- I²S Output to interface with Dolby® Pro Logic® Decoder
- I²C Bus-controlled
- Single and standard 27 MHz Crystal Oscillator
- Power supplies: 3.3 V Digital, 5 V or 8 V Analog
- Embedded 3.3 V Regulators
- Packages: SDIP56 or TQFP80

February 2005 1/97

Table of Contents

Chapter 1	General Description	
1.1	Overview	5
1.2	Typical Applications	6
1.3	I/O Pin Description	10
Chapter 2	Demodulator Block	
2.1	Digital Demodulator	12
2.2	System Clock	16
Chapter 3	Audio Processor Block	
3.1	Main Features	17
3.2	Smart Volume Control (SVC)	18
3.3	ST WideSurround	19
3.4	5-Band Audio Equalizer	
3.5	Bass/Treble Control	19
3.6	Volume/Balance Control	20
3.7	Automatic Loudness Control	22
3.8	Subwoofer Control	22
3.9	Beeper	22
3.10	SRS™ 3D Surround (STV8226/36 only)	23
	111000	
Chapter 4	Audio Matrices	
4.1	Input Audio Matrix	26
4.2	Output Audio Matrix	26
Chapter 5	Additional Controls and Flags	
5.1	Interrupt Request	
5.2	I ² C Bus Expander	
5.3	Stereo Flag	
5.4	Headphone Detection	27
Chapter 6	I ² S Interface	

Chapter 7	Power Supplies	
7.1	Supply Voltages	29
7.2	Standby Mode	30
Chapter 8	I ² C Bus	
8.1	I ² C Address and Protocol	31
8.2	STV82x6 Reset	31
Chapter 9	Register List	
9.1	I ² C Register Map	33
9.2	STV82x6 General Control Registers	37
9.3	Analog Block	39
9.4	Clocking	
9.5	Demodulator	43
9.6	Demodulator Channel 1	46
9.7	Demodulator Channel 2	49
9.8	NICAM Registers	
9.9	Zweiton	
9.10	Sound Preprocessing and Selection Registers	
9.11	Automatic Standard Recognition	64
9.12	Smart Volume Control	68
9.13	Surround	70
9.14	5- Band Equalizer	72
9.15	Loudness/Bass & Treble	74
9.16	Volume/Balance Control Registers	76
9.17	Subwoofer	
9.18	Beeper	80
305°		
Chapter 10	Input/Output Groups	
Chapter 11	Electrical Characteristics	86
11.1	Absolute Maximum Ratings	86
11.2	Thermal Data	86
11.3	Supply	86
11.4	Crystal Recommendations	87

11.5	Analog Sound IF Signal Recommendations	87
11.6	SIF to LS/HP/SCART Path Characteristics	88
11.7	SCART to SCART Analog Path Characteristics	88
11.8	SCART to I2S Output Path (via ADC) Characteristics	89
11.9	MONOIN to ADC and I2S Output Path Characteristics	89
11.10	I2S to LS/HP/SW Path Characteristics	89
11.11	I2S to SCART Path Characteristics	90
11.12	Loudspeaker and Headphone Volume Control Characteristics	90
11.13	MUTE Performance	90
11.14	Digital I/Os	90
11.15	I ² C Bus Interface	91
		10
Chapter 12	Package Mechanical Data	93
Chanter 13	SCART to I2S Output Path (via ADC) Characteristics MONOIN to ADC and I2S Output Path Characteristics I2S to LS/HP/SW Path Characteristics I2S to SCART Path Characteristics Loudspeaker and Headphone Volume Control Characteristics MUTE Performance Digital I/Os I²C Bus Interface Package Mechanical Data Revision History) or
	2100	
	0050	
	OB	
	Cit (S)	
	AUICE	
	2,00,0	
-0/6		
alos		
O		

1 General Description

1.1 Overview

The STV82x6 is composed of three main parts:

- 1. **TV Sound Demodulator**: provides all the necessary circuitry for the demodulation of audio transmissions of European and Asian terrestrial TV broadcasts. The various transmission standards are automatically detected and demodulated without user intervention.
- Audio Processor: based on DSP technology, independently controls loudspeaker, subwoofer and headphone signals. It offers basic and advanced features, such as a ST WideSurround, Equalizer, Automatic Loudness and Smart Volume Control for television viewer comfort. The STV8226/36 versions can perform additionally the SRS® 3D Surround for stereo and mono signals.
- 3. **Audio Matrix**: 3 stereo and 1 mono external analog audio inputs to loudspeakers and headphone, with 2 stereo external analog audio outputs (SCART compatible).

Feature	STV8206	STV8216	STV8226	STV8236
AM-FM Mono	Х	Х	X	Х
Zweiton	Х	х	X	Х
NICAM		X		Х
ST WideSurround	Х	X	Х	Х
SRS® 3D Surround	~ C		Х	Х

Table 1: STV82x6 Version List

Figure 1: Package Ordering Information



TQFP80 Package Order Code: STV82x6 (Tray) STV82x6T (Tape & Reel)



General Description STV82x6

1.2 Typical Applications

Figure 2: Typical Application (Low-cost Stereo TV)





Figure 3: Typical Application with Subwoofer and Headphone



270K C17 C28 100m - 8g - **~** CSS OUT telt
CSS OUT Right
CSS OUT Light
CSS

Figure 4: Typical Application Electrical Diagram for STV82x6 in SDIP56 package



General Description

Figure 5: Typical Application Electrical Diagram for STV82x6 in TQFP80 package





Figure 6: Typical Compatible Application Electrical Diagram for STV82x6 and STV82x7 in TQFP80 package



1.3 I/O Pin Description

Legend / Abbreviations for Table 2:

Type:

• AP = Analog Power Supply

• DP = Digital Power Supply

• I = Input

• O = Output

• OD = Open Drain

• B = Bidirectional

• A = Analog

Table 2: Pin Description

SDIP 56	TQFP 80	Name	Туре	Function			
1	73	SIF	Α	Sound IF Input			
2	74	VTOP	Α	ADC V _{TOP} Decoupling Pin			
3	75	VREFIF	Α	AGC Voltage Reference Decoupling Pin			
4	76	VDDIF	AP	3.3 V Power Supply for IF AGC & ADC			
5	77	GNDIF	AP	0 V Power Supply for IF AGC & ADC			
6	78	MONOIN	Α	Mono Input			
	79/80	N/C		Not Used			
7	1	AO1L	Α	Left SCART1 Audio Output			
8	2	AO1R	Α	Right SCART1 Audio Output			
-	3/4/5/6	N/C		Not used			
9	7	VDDC	AP	3.3 V Power Supply for Audio DAC/ADC			
10	8	GNDC	AP	0 V Power Supply for DAC/ADC			
11	9	Al1L	Α	Left SCART1 Audio Input			
12	10	Al1R	Α	Right SCART1 Audio Input			
13	11	VMC1	Α	Switched V _{REF} Decoupling Pin for Audio Converters (VMCP)			
-	12	N/C		Not used			
14	13	VMC2	Α	V _{REF} Decoupling Pin for Audio Converters (VMC)			
15	14	Al2L	Α	Left SCART2 Audio Input			
16	15	Al2R	Α	Right SCART2 Audio Input			
17	16	VDDA	AP	3.3 V Power Supply for Audio Buffers, Matrix & Bias			
18	17	GNDAH	AP	0 V Power Supply for Audio Buffers & SCART			
19	18	AO2L	Α	Left SCART2 Audio Output			
20	19	AO2R	Α	Right SCART2 Audio Output			
21	20	VDDH	AP	8 V / 5 V Power Supply for SCART & Audio Buffers			
-	21	N/C		Not Used			
22	22	VREFA	Α	Voltage Reference for Audio Buffers			
23	23	Al3L	Α	Left SCART3 Audio Input			
24	24	Al3R	Α	Right SCART3 Audio Input			
-	25	N/C		Not Used			
25	26	BGAP	Α	Bandgap Voltage Source Decoupling			

Table 2: Pin Description (Continued)

SDIP 56	TQFP 80	Name	Туре				
=	27	N/C		Not Used			
26	28	LSL	Α	Left Loudspeaker Output			
27	29	LSR	Α	Right Loudspeaker Output			
28	30	SW	Α	Subwoofer Output			
29	31	HPL	Α	Left Headphone Output			
30	32	HPR	Α	Right Headphone Output			
31	33	GNDSA	AP	Substrate Analog/Digital Shield			
-	34	N/C		Not Used			
32	35	HPD	В	Headphone Detection Input (Active Low)			
33	36	ADR	I	Hardware I ² C Chip Address Control			
-	37/38	N/C		Not Used			
34	39	SCL	OD	I ² C Serial Clock			
35	40	SDA	OD	I ² C Serial Data			
-	41	N/C		Not Used			
36	42	REG	Α	5 V Power Regulator Control			
37	43	RESET	I	Hardware Reset (Active Low)			
38	44	SYSCK	В	System Clock Output			
39	45	MCK	В	I ² S Master Clock Output			
40	46	VDD1	DP	3.3V Power Supply for Digital Core & IO Cells			
41	47	GND1	DP	0V Power Supply for Digital Core & IO Cells			
-	48	N/C		Not Used			
42	49	GNDSP	AP	Substrate Analog/Digital Shield for Clock-PLL			
	50/51	N/C		Not Used			
43	52	XTI	I	Crystal Oscillator Input			
44	53	XTO	0	Crystal Oscillator Output			
45	54	VDDP	AP	3.3 V Power Supply for Analog PLL Clock			
46	55	GNDP	AP	0 V Power Supply for Analog PLL Clock			
47	56	GND2	DP	0 V Power Supply for Digital Core, DSPs & IO Cells			
48	57	VDD2	DP	3.3 V Power Supply for Digital Core, DSPs & IO Cells			
49	58	CKTST) i	Must be Connected to 0 V			
-	59/60	N/C		Not Used			
50	61	SDO	В	I ² S Bus Data Output			
51	62	ST/SDI	В	Stereo Detection Output / I2S Bus Data Input			
52	63	WS	В	I ² S Bus Word Select Output			
53	64	SCK	В	I ² S Bus Clock Output			
54	65	BUS1	В	I ² C Bus Expander Output 1			
-	66/67	N/C		Not Used			
55	68	BUS0	В	I ² C Bus Expander Output 2			
56	69	IRQ	В	I ² C Status Read Request			
-	70	N/C		Not Used			
-	71	N/C		Not Used			
-	72	N/C		Not Used			



Demodulator Block STV82x6

2 Demodulator Block




Figure 7: Demodulator Block Diagram

Note: Zweiton is the Dual (Two Tone) FM stereo or A2 system.

2.1 Digital Demodulator

2.1.1 Sound IF Signal

The Analog Sound Carrier IF is connected to STV82x6 via the SIF pin. Before Analog-to-Digital Conversion (ADC), an Automatic Gain Control (AGC) is performed to adjust the incoming IF signal to the full scale of the ADC. A preliminary video rejection is recommended to optimize conversion and demodulation performances. The AGC system provides a wide range of SIF input levels and is activated for all standards, except L/L. In this particular case, the sound carrier is AM-modulated and an automatic level adjustment would only damage transmitted audio signal. A preset I²C parameter is required to define the gain of the AGC used in Manual mode (Registers AGCC and AGCS).

2.1.2 Demodulation

The demodulation system operates by default in Automatic mode. In this mode, the STV82x6 is able to **identify and demodulate any TV sound standard including NICAM and A2 systems** (see Table 2) without any external control via the I²C interface. It consists of the two demodulation channels (Channel 1 = Mono Left and Channel 2 = Mono Right/Stereo) to simultaneously process two sound carriers in order to handle all transmission modes (stereo and up to three mono languages). The **built-in Automatic Standard Recognition System** (AUTOSTD) automatically programs the appropriate bits in the I²C registers which are forced to Read-only mode for users (see Section 9.1). The programming is optimized for each standard to be identified and demodulated.

STV82x6 Demodulator Block

Each mono and stereo standard can be removed (or added) from the List of Standards to be recognized by programming registers AUTO_SCKM and AUTO_SCKST, respectively. The identified standard is displayed in register AUTO_STAT and any change to standard is flagged to the host system via pin IRQ. This flag must be reset by re-programming the MSBs of register AUTO_CTRL while checking the detected standard status by reading registers AUTO_STAT, NICAM_STAT and ZWT_STAT. Moreover, the detection of Stereo mode during demodulation is also flagged in register AUTO_STAT and on output pin ST.

Important: L/L' and D/K standards cannot be automatically processed because the same frequency is used for the MONO carrier. An exclusive L/DK selection must programmed in register AUTO_CTRL. This may be externally controlled by detecting the RF modulation sign, which is negative for all TV standards except L/L'.

To recover out-of standard FM deviations or the Sound Carrier Frequency Offset, additional I²C controls are provided without interfering with the Automatic Standard Recognition System (AUTOSTD).

DK-NICAM Overmodulation Recovery: Four different FM deviation ranges can be selected (via register AUTO_CTRL) for the DK standard while the AUTOSTD system remains active. The maximum FM deviation is 500 kHz in DK Mono mode and 350 kHz in DK NICAM mode (limited by overlapping FM and NICAM spectrum values). The demodulated signal peak level (proportional to the FM deviation) is detected by the Peak Detector and written to registers PEAK_DET_STATL and PEAK_DET_STATR. This value is used to implement Automatic Overmodulation Detection via an external I²C control.

Important: Only the selection of the 50 kHz FM deviation standard is compatible with the other DK-A2* standards (DK1, DK2 or DK3). These standards must be removed from the list of standards (registers AUTO_SCKM and AUTO_SCKST) when programming larger FM deviations reserved only for DK-NICAM standards.

Table 3: Standards covered by the Automatic Standard Recognition System (AUTOSTD)

System	Sound Type	Туре	Carrier 1	Carrier 2	FM/A	M Deviation		De-emphasis	Roll- off	Pilot
System	Sound Type	Name	(MHz)	(MHz)	Min.	Тур.	Max.	De-emphasis	(%)	Frequency (kHz)
M/N	FM Mono		4.5)	15	27	50	75 µs		
IVI/IN	FM 2 Carriers	A2+	Cie	4.724	15	21	50	75 μ5		55.069
	FM Mono	VO,						50 μs		
B/G	FM/NICAM)	5.5	5.850	27	50	80	J17	40	
	FM 2 Carriers	A2		5.742				50 μs		54.6875
	FM Mono		6.0		27	50	80	50 μs	100	
	FM/NICAM		0.0	6.552	21	30	80	J17	100	
102	AM Mono				0.5		1.0			
	AM/NICAM			5.850	0.5		1.0	J17	40	
D/K	FM Mono							50 μs		
D/K	FM/NICAM		6.5	5.850				J17	40	
D/K1	FM 2 Carriers			6.258	27	50	80			
D/K2	FM 2 Carriers	A2*		6.742				50 μs		54.6875
D/K3	FM 2 Carriers			5.742						



Demodulator Block STV82x6

Sound Carrier Frequency Offset Recovery: Both Mono and Stereo IF Carrier frequencies can be adjusted independently (registers CAROFFSET1 and CAROFFSET2) within a large range (up to 120 kHz for standard mono FM deviations) while the AUTOSTD system remains active. The frequency offset estimation is written in registers FM_DCL and FM_DCR (Mono Left / Channel 1 And Mono Right / Channel 2, respectively) and can be used to implement the Automatic Frequency Control (AFC) via an external I²C control.

If required, the AUTOSTD system can be disabled (Manual mode) and the user can control all registers including those only controlled by the AUTOSTD function when active. Manual mode is selected in registers RESET or AUTO_SCKM.

2.1.3 Sound Preprocessing and Selection

The demodulated sound signal can be redirected to 4 different output audio channels:

- 1. Loudspeaker & Subwoofer,
- 2. Headphone,
- 3. SCART,
- 4. I2S Interface.

Each output channel can independently select the demodulator source, analog SCART or I2S inputs using register CH_SEL.




Figure 8: Sound Preprocessing and Selection Block Diagram

STV82x6 Demodulator Block

The level of the demodulated sound may require adjusting in order to compensate for the difference in levels between the multiple source (NICAM, FM or AM) and standard source (FM deviation wide range from 15 to 500 kHz) signals. The correct range for all level variations (+24 to -6 dB) is selected in registers PRE_FM and PRE_NICAM. The internal sound level of the various sources (FM/AM, NICAM and SCART) is read in registers PEAK_DET_CTRL, PEAK_DET_STATL and PEAK_DET_STATR before audio processing and can be used to implement Automatic Pre-scaling via an external I²C interface.

In Automatic mode, the STV82x6 selects and performs all appropriate de-emphasis, dematrixing, sound selection and mute functions according to the standard and transmission mode detected.

Mono system: Mono audio signals received by an FM or AM carrier are demodulated. Left and right audio outputs are identical. Automatic mute is applied when the mono standard cannot be identified.

A2 systems (or Zweiton): Transmission of mono, stereo or bilingual audio signals using 2 separate FM carriers + identification pilot. The pilot, transmitted by the second carrier, can be modulated by two different tones in order to define Stereo or Dual-Mono mode. If not modulated, only the mono signal is broadcast on the first carrier. Zweiton mode is read in register ZWT_STAT and described in Table 4. In the event of poor signal detection, the audio output is switched back to FM Mono mode (backup). In Dual Mono mode, the language (A on Channel 1, B on Channel 2) can be selected separately for each audio output channel (Loudspeaker, Headphone, SCART or I²S) in register CH LANG.

System Mode	ZWT-STAT [2:0]	FM Dematrix	FM De-emphasis	CH_LANG [1:0]	Sound Selection	Sound Backup
German Zweiton Mono	100	L,R	50 μs	XX	FM Mono	Х
German Zweiton Stereo	110	(L+R)/2,R	50 μs	XX	FM Stereo	FM Mono
German Zweiton Dual	101	L,R	50 μs	01	FM Mono A	Х
Mono (CH1=A, CH2=B)	101	L,N		10	FM Mono B	Mute
Korean Zweiton Mono	100	L,R	75 µs	XX	FM Mono	Х
Korean Zweiton Stereo	110	(L+R)/2,(L-R)/2	75 µs	XX	FM Stereo	FM Mono
Korean Zweiton Dual Mono	101	L,R	75 µs	01	FM Mono A	Х
(CH1 = A, CH2 = B)	* O	L,H	75 μs	10	FM Mono B	Mute
Zweiton undefined	0XX or 111	L,R	50 µs	XX	FM Mono	Х

Table 4: A2 System Transmission Modes

Note: A2 and A2* standards are German Zweiton, while A2+ is Korean Zweiton.

NICAM systems: Transmission of mono, stereo, bilingual or trilingual audio signals using a modulated-QPSK carrier and an FM/AM sound carrier backup. The digital QPSK modulation broadcasts either channel stereo, dual mono, mono + data or data only. The selected NICAM mode is read in register NICAM_STAT and described in Table 5. In the event of high bit-error rates, the audio output is automatically switched back to the reserve sound transmission (FM/AM Mono) or muted if there is no backup. In Dual Mono or Stereo mode with no backup, the language can be selected separately for each audio output channel (Loudspeaker, Headphone, SCART or I2S) in register CH_LANG.

Demodulator Block STV82x6

Table 5: NICAM System Transmission Modes

System Mode	NICAM_STAT[4:1]	NICAM De-emphasis	CH_LANG[1:0]	Sound Selection	Sound Backup
NICAM Stereo	1000	J17	XX	NICAM Stereo	FM/AM Mono
NICAM Dual Mono	1010	J17	01	NICAM Mono A	FM/AM Mono
(CH1 = A, CH2 = B)	1010	J17	10	NICAM Mono B	Mute
NICAM Mono+Data (D1 = A, D2 = Data)	1001	J17	xx	NICAM Mono A	FM/AM Mono
NICAM Data	1011	J17	XX	FM/AM Mono	Х
NICAM Charge (no bookum)	0000	147	01	FM/AM Mono A	Х
NICAM Stereo (no backup)	0000	J17	00	NICAM Stereo	Mute
			01	FM/AM Mono A	X
NICAM Dual Mono (no backup) (D1 = B, D2 = C)	0010	J17	10	NICAM Mono B	*(3)
_,,			11	NICAM Mono C	Mute
NICAM Mono+Data (no backup)	0001	147	01	FM/AM Mono A	Х
(D1 = B, D2 = Data)	0001	J17	10	NICAM Mono B	Mute
NICAM undefined (no backup)	X1XX	J17	XX	FM/AM Mono	Х

Note: D1 and D2 define the two channels encoded in the NICAM packet.

2.2 System Clock

The System Clock integrates a low-jitter PLL clock and can be fully reprogrammed via registers PLL_DIV, PLL_MD, PLL_PEH and PLL_PEL. The default values are designed for **a standard 27-MHz quartz crystal frequency**, which is the recommended frequency for minimizing potential RF interference in the application. This sinusoidal clock frequency, and any harmonic products, remains outside the TV picture and sound IF (PIF/SIF) and Band-I RF passbands and has been selected in order to reduce the risk of potential interference to the TV IF and RF system.

However, if required, the PLL clock can be re-programmed for an other quartz crystal frequency within a range between 23 and 30 MHz.

Note: A change in the crystal frequency is compatible with other default I²C programming values, including those of the built-in Automatic Standard Recognition System.

Audio Processor Block 3

3.1 Main Features

The STV82x6 Audio Processor is based on a dedicated audio Digital Signal Processor (DSP) that performs basic and advanced audio post-processing for 4 different output audio channels.

3.1.1 Loudspeaker and Subwoofer Features

- Smart Volume Control (See Note 1)
- · Spatial effects:
 - Pseudo Stereo (for Mono source)
 - ST WideSurround ("Movie" and "Music" modes for Stereo source)
- 5-band Equalizer
- Josolete Product(s) Volume and Balance controls (See Note 4)
- Automatic Loudness control
- Subwoofer (See Note 4)
- Beeper (See Note 3)

Additionally on STV8226/36 only:

- SRS™ 3D Mono signal processing
- SRS™ 3D Stereo signal processing

3.1.2 Headphone (See Note 2)

- Smart Volume Control (See Note 1)
- Bass and Treble controls
- Volume and Balance controls
- Beeper (See Note 3)

Note: 1 The Smart Volume Control can be used in either the loudspeaker or headphone path, but not both at the same time.

- 2 The headphone is forced into Mono mode when the subwoofer is active.
- 3 The beeper is common for both the loudspeaker and the headphone.
- 4 The Auto-mute function is activated when a headphone plug is detected.
- 5 All audio postprocessing can be disabled.

3.1.3 **SCART 1 and 2 Outputs**

No audio post-processing

3.1.4 I²S Output

No audio post-processing

Audio Processor Block STV82x6




Figure 9: Audio Processor Block Diagram

Note: The audio signals available on the l²S and SCART outputs are not affected by any digital or analog matrix processing.

3.2 Smart Volume Control (SVC)

The Smart Volume Control (SVC) feature is designed to process sound level variations caused by changes in signal sources (e.g. when switching channels) or in volume (e.g. when advertisements are broadcast). The SVC is controlled by the SVC_ON bit in the SVC_CTRL register.

When the SVC_ON bit is set, the Smart Volume Control prevents annoying volume changes by automatically adjusting the selected sound source (demodulator or SCART) to a programmable reference level before audio processing. The regulation ranges from +6 dB to -30 dB with a fast attenuation and a programmable slow amplification. The fast attenuation reduces audio peak (and potential clipping) and slow amplification is a compromise between regulation recovery and limited audio amplification during audio silence. The programmable output reference level must be defined to prevent internal clipping depending on the selected audio processing boosting functions such as Surround (up to +9 dB), Equalizer or Bass/Treble (up to +12 dB) and Loudness (up to +6 dB). When the SVC is enabled, recommended reference values are -18 dB for the Loudspeaker path and -9 dB for the Headphone path.

When the SVC is disabled, it acts as a wide-range prescaler (between -30 dB and +15.5 dB) before audio-processing to prevent internal clipping depending on the selected functions (see above). If

required, it complements the dedicated prescaler for FM, NICAM or SCART sources. The internal level can be measured using the peak detector.

The SVC can be used either in the Loudspeaker or Headphone path (but not both simultaneously). When used in the Headphone path, the SVC prevents the sound level from becoming suddenly too strong, causing ear damage. The SVC is configured in registers SVC_SEL and SVC_CTRL.

3.3 ST WideSurround

STV82x6 offers three preset ST WideSurround effects on the Loudspeaker path:

- Music, a concert hall effect
- Movie, for films on TV
- Simulated Stereo, which generates a pseudo-stereo effect from mono source

"ST WideSurround" is an extension of the conventional stereo concept which improves the spatial characteristics of the sound. This could be done simply by adding more speakers and coding more channels into the source signal as is done in the cinema, but this approach is too costly for normal home use. The ST WideSurround system exploits a method of phase shifting to achieve a similar result using only two speakers. It restores spatiality by adding artificial phase differences.

The Surround/Pseudo-stereo mode is automatically selected by the Automatic Standard Recognition System (AUTOSTD) depending on the detected stereo or mono source. By default, "Movie" is selected for Surround mode. This value may be changed to "Music" by the STS_MODE bit in the LS_SRD_CTRL register.

Additional user controls are provided to better adapt the spatial effect to the source. The ST WideSurround Gain (LS_STS_GAIN) and ST WideSurround Frequency (LS_STS_FREQ) registers can be used to enhance music predominance in Music mode and theater effect + voice predominancy in Movie mode.

3.4 5-Band Audio Equalizer

The Loudspeaker audio spectrum is split into 5 frequency bands and the gain of each of them can be adjusted within a range from -12 dB to +12 dB in steps of 1 dB. The Audio Equalizer may be used to pre-define frequency band enhancement features dedicated to various kinds of music or to attenuate frequency resonances of loudspeakers or the listening environment. The Equalizer is enabled by the EQ_ON bit in the LS_EQ_CTRL register. The Bass, Medium and Treble values are programmed in registers LS_EQ_BAND[1:5].

f:=100Hz f₂=330Hz f₃=1KHz f₄=3.3KHz f₅=6.6KHz

Figure 10: Equalizer

3.5 Bass/Treble Control

The gain of bass and treble frequency bands for the headphone can be also tuned within a range from -12 dB to +12 dB in steps of 1 dB. It may be used to pre-define frequency band enhancement

features dedicated to various kinds of music, to implement programmable Loudness or Super-bass functions. The Headphone Bass/Treble feature is enabled by setting the BT_ON bit in the HP_BT_CTRL register. The Bass and Treble gain values are adjusted in registers HP_BASS_GAIN and HP_TREBLE_GAIN, respectively.

3.6 Volume/Balance Control

The STV82x6 provides a Volume/Balance Control for each of the Loudspeaker, Subwoofer and Headphone audio outputs. Its wide range (from 0 to -96 dB in a linear scale) largely covers typical home applications (approx. 60 dB) while maintaining a good S/N ratio. Its fine resolution (0.375 dB) provides simple volume programming and a relative OSD scale representation. The Loudspeaker, Subwoofer and Headphone volume values should be programmed progressively in steps of less than 1 dB in order to prevent audible envelope variations and a minimum duration of 16 ms is required between two successive programming commands to guarantee that there are no audible plops during volume changes. In this case, a full 8-bit volume scan with minimum steps of 0.375 dB will last approximately 4 s (minimum).




Figure 11: Volume Control

The Volume/Balance Control can operate in one of two different modes:

- In **Differential mode** (default value), the volume control is a common volume value for both the Left and Right Loudspeaker and Headphone channels.
- In Independent mode, the volume for the Left and Right channels for Loudspeakers or Headphone is controlled independently.

As the Loudspeaker bass frequencies are output by the Subwoofer, its reference volume is controlled by default with the value of the LS_CVOL common volume register. The SW_GAIN register value is used to adjust the level of the Subwoofer output in regards to this reference. In Independent mode, the SW_GAIN register is used as a separated volume control and does not take into account the Loudspeaker audio level.

3.6.1 Differential Mode

The common value for the Right/Left volume controls for the Loudspeaker, Subwoofer and Headphone outputs are programmed in registers LS_CVOL, SW_GAIN and HP_CVOL, respectively. A differential balance can be applied using registers LS_BAL and HP_BAL to adjust the Left/Right level ratio as shown in Figure 12.




Figure 12: Differential Balance

3.6.2 Independent Mode

This is enabled by setting the BAL_MODE bits in both the LS_VOL_CTRL and HP_VOL_CTRL registers to Independent mode. In this case, the register values are used to control the volume/balance functions as described in Table 6.

Mode	LS_CVOL/LS_VOL_L HP_CVOL/HP_VOL_L Register 68h/76h	LS_BAL/LS_VOL_R HP_BAL/HP_VOL_R Register 69h/77h				
LS_VOL_CTRL (Loudspe	aker Volume Control)	16				
BAL_MODE = 0	LS_VOL_L	LS_VOL_R				
(Independent Mode)	Left Volume value	Right Volume value				
BAL_MODE = 1	LS_CVOL	LS_BAL				
(Differential Mode)	Common Right/Left Volume value	Differential Balance value				
HP_VOL_CTRL (Headphone Volume Control)						
BAL_MODE = 0	HP_VOL_L	HP_VOL_R				
(Independent Mode)	Left Volume value	Right Volume value				
BAL_MODE = 1	HP_CVOL	HP_BAL				
(Differential Mode)	Common Right/Left Volume value	Differential Balance value				

Table 6: Volume/Balance Control Registers

3.6.3 Mute Control

An Independent Mute Control can be used to smooth audio envelope variations in order to prevent any audible plops can be applied to all audio outputs. This feature is controlled by register ANA LS HP.

A Headphone Detection Mode that will automatically mute the Loudspeaker and Subwoofer outputs when a headphone is detected can be enabled by the HDP_ON bit in the ANA_LS_HP register. In this case, only the Headphone output will remain active. See also Section 3.8: Subwoofer Control and Section 5.4: Headphone Detection.

When a demodulated source is selected on the audio output, the mute is also controlled by Automatic Standard Recognition system (AUTOSTD). In case of no mono detected or bad detection of language without backup, the corresponding audio output is automatically muted. In case of multi-language, the output will be de-muted by selecting an other language with backup.



Audio Processor Block STV82x6

		ANA_LS_I	Output	Status			
HPD_IN	HPD_ON	SW_ON	MUTE_LS	MUTE_SW	MUTE_HP	Muted	Active
Х	0	0	0	Х	0	SW	LS, HP Stereo
Х	Х	1	0	0	1	HP	LS & SW
Х	Х	Х	1	1	1	LS, SW & HP (Channel Change: Mute A	
Х	0	1	0	0	0		LS, SW & HP Mono
0	1	0	0	0	0	SW & HP	LS (Default)
1	1	0	0	0	0	SW & LS	HP Stereo

Table 7: Headphone/Mute Register Configuration

3.7 Automatic Loudness Control

As the human ear does not hear the audio frequency range the same way depending on the power of the audio source, the Loudness Control corrects this effect by sensing the volume level and then boosting bass and treble frequencies proportionally to middle frequencies at lower volume.

While maintaining the amplitude of the 1 kHz components at an approximately constant value, the gain values of lower and higher frequencies are automatically progressively amplified up to +18 dB when the audio volume level decreases. The maximum treble amplification can be adjusted from 0 dB (first order loudness) to +18 dB (second order loudness). As the volume is proportional to the external audio amplification power, the loudness amplification threshold is programmable in order to tune the absolute level. The Loudspeaker Loudness function is enabled by setting the LOUD_ON bit in register LS_LOUD. The Loudness Threshold and Maximum Treble Gain values are also programmed in this register.

Two bass cut-off frequencies are available:

- 40 Hz for Normal mode
- 120 Hz for Bass Amplified mode

The mode is selected by the LOUD_FREQ bit in register LS_LOUD (66h).

3.8 Subwoofer Control

The subwoofer signal is created by adding the bass frequency of the Left/Right Loudspeaker channels. The Subwoofer output is enabled by setting the SW_ON bit in register ANA_LS_HP. This will also force the Headphone output into Mono mode.

The Subwoofer Gain and Frequency Bandwidth values are programmed in registers SW_GAIN and SW_BAND, respectively. The cut-off frequency can be adjusted from between 50 and 400 Hz in steps of 50 Hz.

3.9 Beeper

The beeper is used to replace the audio signal with a tone on the Loudspeaker or Headphone outputs. It can be used for various applications such as beep sounds for remote control, alarm clock or other features.

The Beeper operates in one of two modes:

- Pulse mode (beep applications) A tone with a programmable short duration (between 128 ms and 1 s) is generated. Afterwards, the beeper is automatically disabled and the output is switched back to the audio signal.
- **Continuous mode** (alarm application) A tone with a programmable long duration is generated. Its start and stop controls must be programmed by I²C.

In both modes, it is recommended to use the mute function to smooth the audio-to-beeper and beeper-to-audio (Continuous mode only) transitions. The second transition is automatically muted in Pulse mode. Beeper parameters are controlled in register BEEPER_CTRL.

The beeper tone level and frequency are programmed in register BEEPER_TONE. The level (or volume) ranges between 0 dB and -93 dB in steps of 3 dB and the tone frequency ranges between 62.2 Hz and 8 kHz in steps of 1 octave.

A beep generator is shared only by the Loudspeaker or Headphone outputs. Therefore, in the event of simultaneous beeps when in Pulse mode, only the first beep will define the effective duration that will be the same for both outputs.

Note: The audio output is not affected by the Automatic Mute Control of Automatic Standard Recognition function when the beeper is activated.






Figure 13: Pulse Mode





3.10 SRS™ 3D Surround (STV8226/36 only)

In addition to ST WideSurround, the STV8226/36 provides SRS™ 3D Stereo and Mono outputs which are spatial effects patented by SRS Labs. The SRS™ system is available on the IC when the SRS_ON bit of register CUT_ID is set (STV8226/36 identification). ST and SRS™ Surround systems cannot be used simultaneously. These signals are output only on the Loudspeaker path.

SRS™ creates a fully immersed three-dimensional soundfield through the use of a standard 2-speaker stereo configuration. For monaural audio, the source is first converted into a synthetic stereo signal before creating the 3D effect. The virtual gain for the Surround and Center components can be adjusted by registers LS_SRS_SPACE and LS_SRS_CENTER (respectively) in Stereo mode only. These values are used to adapt spatial effects to the source.

For ST WideSurround Sound, Stereo or Mono output mode is automatically selected by the Automatic Standard Recognition System (AUTOSTD) according to the detected audio source. By default, ST WideSurround Sound is selected. SRS™ Surround is selected in register LS_SRD_CTRL.

Obsolete Product(s). Obsolete Product(s)

STV82x6 Audio Matrices

4 Audio Matrices

In addition to the sound carrier source (SIF), the STV82x6 accepts up to three analog stereo audio inputs (2 V_{RMS} SCART compatible) and one analog mono audio input (0.5 V_{RMS}). These different sources can go back out through four analog stereo audio outputs which are Loudspeaker + Subwoofer and Headphone (1 V_{RMS}) and two compatible SCART audio outputs (2 V_{RMS}). An extra digital stereo output (I²S compatible) is available for interfacing with a Dolby Pro Logic Decoder or an external Digital-to-Analog Converter (DAC).

CH_SEL (49h) Lang SDO I2S Select Demod. SW1 CH_LANG (4Ah) Demodulator Matrix CH_MX (48h) Low Noise CH_SEL (49h) Mute Audio DSP (LSL, LSR) LS ᠸ╸ SW2 D/A) SW SW CH_LANG (4Ah) Low Noise Mute SDI 125 Matrix CH_SEL (49h) CH_MX (48h) ⊏ಂ Lang Audio ю D/A (HPL, HPR) Select Low Noise SW3 CH_LANG (4Ah) Mute ANA_SCART (06h) ᇢᄀ — ¬ CH_SEL (49h) MONOIN Mono In (A/D ↑ Matrix SW5 CH MX (48h) b SW4 Low Noise Switch (AI1L, AI1R) SCART1 In Prescaling Lang. Select CH LANG (4Ah) D/A ANA_SCART (06h) (Al2L, Al2R) SCART2 In SCART1 Out (AO1L, AO1R) SW6 Low Noise Mute Low Noise (AI3L, AI3R) SCART3 In Switch ANA_SCART (06h) ᄃ SCART2 Out (AO2L, AO2R) Low Noise SW7 Mute Low Noise Switch

Figure 15: Audio Matrix Block Diagram

Audio Matrices STV82x6

4.1 Input Audio Matrix

The mono input (MONOIN) and three stereo SCART inputs (AI1L, AIR1), (AI2L, AI2R) and (AI3L, AI3R) can be switched to any audio output and the same source can be connected to different outputs. The inputs can totally bypass the STV82x6 functions (Thru mode) via the full analog SCART path or use the audio processing corresponding to the different audio outputs. The input matrix is programmed in bits DSP_ISCART_SEL[1:0] of register ANA_SCART.

In Thru mode, the STV82x6 is switched into Low Power mode (Standby) and the audio matrix configuration (ANA_SCART register) is memorized and is not reset when switched back to Full Power mode. See Section 7.2: Standby Mode.

Before processing the audio signal, the selected analog input is converted into a digital 16-bit signal and pre-processed. Its sound level can be prescaled within a range between -6 dB and +6 dB in steps of 1 dB (register PRE_AUX) and for Left/Right channels (register CH_MX). The internal level can be measured with the Peak Level Detector.

4.2 Output Audio Matrix

The Loudspeaker+Subwoofer (LSL, LSR, SW), Headphone (HPL, HPR) and I²S (SDO) outputs can directly select two possible sources which are either the demodulated signal or the converted audio input (from the SCART or mono input) in register CH_SEL. In the event of a dual mono source, the language is selected in register CH_LANG.

The two analog SCART outputs (AO1L, AO1R) and (AO2L, AO2R) can be used to bypass the STV82x6 functions by directly selecting the analog input SCARTs or the output digital source from the demodulator or the converted audio input (with prescaling and Left/Right re-matrixing). The SCART output is selected in register ANA_SCART and the digital source in register CH_SEL. In the event of a dual mono source, the language is selected in register CH_LANG as other audio outputs.

In the event of a demodulator source selection, the mute is automatically controlled for all audio outputs.

5 Additional Controls and Flags

5.1 Interrupt Request

The identified TV sound standard is displayed in register AUTO_STAT. Each change in the detected standard is flagged to the host system via hardware pin IRQ. The flag must be reset by reprogramming the IRQ bit in register AUTO_CTRL and then checking the detected standard status by reading registers AUTO_STAT, NICAM_STAT, ZWT_STAT and CH_MX.

5.2 I²C Bus Expander

Pins BUS0 and BUS1 can be used to control external switchable IF SAW filters or audio switches. These pins can be directly programmed by register CTRL.

5.3 Stereo Flag

For Loudspeakers only, a Stereo Mode Detection flag (the ST_ID bit in register AUTO_STAT) is set when a demodulated source is selected and a stereo standard is detected. The stereo flag is also output on pin ST in order to control an external indicator (e.g. LED). The stereo mode is also displayed by status register AUTO_STAT.

CAUTION: When the I2S input is selected, the stereo flag is no longer available on pin ST.

5.4 Headphone Detection

For the headphone, the $\overline{\text{HPD}}$ input can be used to automatically mute the Loudspeaker and Subwoofer outputs when the HPD_ON bit is set in register ANA_LS_HP (active low). The $\overline{\text{HPD}}$ pin must be set for the mute function to be active.

Loudspeaker
Audio Processing

Subwoofer
Audio Processing

Headphone
Detection

Headphone
Audio Processing

Figure 16: Headphone Detection

I²S Interface STV82x6

6 I²S Interface

A digital stereo input is available for a virtual Dolby source from an external decoder.

A digital stereo output (I²S compatible) is available for routing the demodulated signal or a converted input audio signal into a Dolby Pro Logic Decoder or an external DAC. The STV82x6 I²S interface drives the serial bus (SCK, WS, SDO) in Master mode in format 32.fs with a sampling frequency (f_S) of 32 kHz. An additional master clock (MCK) in format 256.fs (f_S = 8.192 MHz) is provided if required for the slave interface.

Both Philips and Sony modes are supported with programmable Word Selection (WS) polarity (register I2S). By default, all I2S digital outputs are set in high impedance and must be switched to low impedance via register CTRL before use.

A clock system output (SYSCK) is also available for clock peripherals using the same guartz obsolete Product(s). Obsolete Product(s) frequency as the STV82x6. By default, this clock output (identical to the crystal oscillator) is set to STV82x6 Power Supplies

7 Power Supplies

7.1 Supply Voltages

The STV82x6 supports different power configurations due to its integrated voltage regulators. Typically, two power supplies, which are grouped into two sets of IC pins, are required.

- 1. **Digital Power Supply** (DPS) This supply may be either 3.3 V or 5 V if an external power transistor is used. The DPS supplies pins VDD1, VDD2 and VDDP.
 - In **3.3 V mode**, the power is directly supplied to the digital power pins. In this case, the REG pin is not used and must be connected to the ground.
 - **5 V mode** requires the use of an external transistor coupled to the integrated voltage regulator via the REG pin in order to generate a stable 3.3 V supply to the digital power pins.
- Analog Power Supply (APS) This supply may be either 8 V or 5 V. In both cases, external
 resistors are required, except for pin VDDH. The APS supplies pins VDDIF, VDDC, VDDA and
 VDDH.
 - The 8 V power supply is directly connected to pin VDDH and offers a 2 V_{RMS} dynamic voltage on SCART outputs. The other analog power pins can be supplied with an 8 V or 5 V supply through external resistors.
 - If only a 5 V power supply is available for pin VDDH, the SCART outputs will be reduced to 1 V_{RMS}. In this case, the SEL5V bit must be set in register ANA_CTRL.




Figure 17: 3.3 V / 8 V or 3.3 V / 5 V Application

Power Supplies STV82x6




Figure 18: 5 V / 8 V or 5 V / 5 V Application

7.2 Standby Mode

The STV82x6 provides a Thru mode configuration that bypasses IC functions via a SCART I/O pin (Full Analog Path only). In this case, only minimum power is required (Standby mode).

In Standby mode, the digital and analog power supplies are switched off, except for pins VDDA and VDDH which are used to maintain the SCART path, the last configuration programmed for analog matrixing (register ANA_SCART) and the power configuration (register ANA_CTRL). When switching back to normal Full Power mode, all I²C registers are reset except for those used in Standby mode to maintain the original configuration.

In Standby mode, the I²C bus does not operate. However, the bus can still be used by other ICs since the I²C I/O pins (SDA and SCL) of the STV82x6 are forced into a high-impedance configuration.

STV82x6 I2C Bus

I²C Bus 8

8.1 I²C Address and Protocol

The STV82x6 I²C interface works in Slave mode and is fully compliant with I²C standards in Fast mode (maximum frequency of 400 kHz). Two pairs of I²C chip addresses are used to connect two STV82x6 chips to the same I2C serial bus. The device address pairs are defined by the polarity of the ADR pin and are listed in the following table:

Table 8: I2C Read/Write Addresses

ADR	Write address (hex) (W)	Read address (hex) (R)
LOW (connected to GND1)	80h	81h
HIGH (connected to VDD1)	A0h	A1h

Protocol Description

044	W		Ouds and done and		D - 4 -		1		D - 4 -		O4
Start	l VV	A	Sub-address	ΑΙ	Data	ΙAΙ		AI	Data	Α	Stop
							1				

	nigh (connected	(ועטעטוג		AUII				AII	ı			
Proto	col Description										5	
 V 	Vrite Protocol									C		
;	Start W A S	Sub-address	Α	Data A		Α	Dat	ta A S	Stop			
• F	Read Protocol							05	00			
;	Start W A S	Sub-address	Α	Stop	Start	R	Α	Data	Α	Α	Data	N
• V	V = Write address	3,				S	C					
• F	R = Read address	; ,			\sim O	1						
• A	\ = Acknowledge,				19							
• N	I = No acknowled	lge.		())								
• 5	Sub-address is the	e register add	ress	pointer: t	his value	e aut	o-ir	cremen	ts for bot	h wri	te and i	ead.

- W = Write address,
- R = Read address.
- A = Acknowledge,
- N = No acknowledge.
- Sub-address is the register address pointer; this value auto-increments for both write and read.

The STV82x6 cannot immediately reply to an I2C read request when addressing DSP registers (addresses 40h and greater). The I2C interface holds the I2C Serial Clock (SCL) line low before each data byte is read to compensate for the latency of the DSP response (64 us in worst case). The implemented I²C Pulling Down mode is compatible with a Continuous or Stopped SCL when held low (restart at high level, if stopped) and operates between 24 kHz and 400 kHz. If SCL Pulling Down mode is not supported by the Master I²C interface, the Pulling Down system can be deactivated by setting the SCLPD_OFF bit in register RESET. In this case, two successive reads of the same DSP register are required and only the second one is valid (first read is 'don't care'). This special protocol is no longer compatible with the I²C sub-address auto-incrementation function in Read mode.

STV82x6 Reset

All STV82x6 features are controlled via the I²C bus. However, the device is designed to power up into a fully working default mode without having to be sent I²C bus data to set it up.

The STV82x6 can be "reset" in 2 ways:

- 1. By Software via the I²C bus: This clears all synchronous logic, except for the I²C bus registers.
- 2. By Hardware via the RESET pin: In addition to clearing all synchronous logic, the RESET input (active low) resets all the I²C bus registers to the *default values* listed below.

I²C Bus STV82x6

Table 9: RESET Default Values

Demodulation	
Auto-standard	ON
Scanned Standards	M/N, B/G, I, L/L'
FM Deviation	± 125 kHz (Max.)
Audio Outputs	_ 123 1112 (1118211)
Automatic Mute Mode	ON
Loudspeaker Source	Demodulated Sound
Loudspeaker Volume	-48 dB / muted
Loudspeaker L/R Balance	L/R = 100%
Subwoofer	-48 dB / OFF
Headphone Source	Demodulated Sound
Headphone Automatic Detection	ON
Headphone Volume	-48 dB / Muted
Headphone L/R Balance	L/R = 100%
SCART-1 out	Demodulated Sound
SCART-2 out	SCART1 Source
I ² S out	OFF
Audio Processing	Ob
Loudspeaker/Headphone SVC	OFF, 0 dB Reference Value
Loudspeaker Surround	OFF
Loudspeaker 5-Band Equalizer	OFF, 0 dB (Flat Band)
Loudspeaker Loudness	OFF
Headphone Bass/Treble	OFF, 0 dB (Flat Band)
	-48 dB / OFF

STV82x6 Register List

9 Register List

Note: The unused bits (defined as reserved) in I²C registers must be kept to zero.

The system clock registers (from address 08h to 0Bh) do not need to be modified if a standard 27 MHz quartz crystal is used

The demodulator registers (from address 0Ch to 54h) default values are optimum and any change is not recommended, except for:

- AGCS (0Fh) to adjust AGC gain for AM carrier in L/L' standard (AGC used in open loop)
- CAROFFSET1(22h) and CAROFFSET2(3Ah) to compensate IF carrier frequency with an outof-standard offset
- Soundlevel Prescaling PRE_FM(44h), PRE_NICAM(45h) and PRE_AUX(46h) to equalize demodulated or external audio signal before audio processing. Peak detector registers PEAK_DET_CTRL(4Bh) and PEAK_DET_STAT(4Ch) can be used to measure internal sound level.
- Sound source selection for each audio output channel Loudspeaker+Subwoofer, Headphone, SCART and I²S to be done using CH_SEL(49h)
- In Multi-lingual mode, CH_LANG(4Ah) selects separately the language for each audio output channel.
- AUTO_CTRL(50h) to select between L/L' or D/K/K1/K2/K3 standard which can be discriminated automatically. To be used also to change maximum FM deviation (125 kHz, by default) in case of wide overmodulation.
- AUTO_SCKM(51h) and AUTO_SCKST(52h) to define the list of mono and stereo standards to be recognized automatically.

Note: () used in reset value column means that the bit or the byte is read-only.

- (S) symbol indicates that the field value is represented in signed binary format.
- (*) The field **AGC_ERR[4:0]** (AGCS) can be written by user if the bit **AGC_CMD** (AGCC) is set to one (by default controlled by AUTOSTD). To be used to adjust manually the input gain of analog AGC amplifier for AM carrier (L/L').

9.1 I²C Register Map

By default, all I²C registers controlled by Automatic Standard Recognition System (AUTOSTD) are forced to Read-only mode for the user. These registers and bits are shaded in Table 10.

Table 10: List of I²C Registers (Sheet 1 of 5)

Name	Addr.	Reset	Register Function and Description									
Name	(Hex)	Value (Bin)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
IC General Control												
CUT_ID	00h	(0001 0001)	SRS_ON	0	CUT_NUMBER[5:0]							
RESET	02h	0000 0000	0	SCLPD_OF F	AUTO_OFF	0	0	SOFT_LRS T1	SOFT_LRS T2	SOFT_RST		
CTRL	03h	0000 0000	0	BUS_EXF	PAND[1:0]	I2S_EN	SDI_EN	0	MCK_EN	SYSCK_EN		
128	04h	0000 0000	0	0	0	0	I2S_STD	I2S_WSPO L	0	0		

Register List STV82x6

Table 10: List of I²C Registers (Sheet 2 of 5)

	Addr.	Reset Value (Bin)	Register Function and Description										
Name	(Hex)		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Audio Mute & Sv	vitch				ul.		ul.	1	<u>I</u>				
ANA_CTRL	05h	0000 0000	SEL5V	0	0	0	0	0	0	0			
ANA_SCART	06h	0010 1100	DSP_ISCAF	RT_SEL[1:0]	MUTE_OSC ART2	OSCART	2_SEL[1:0]	MUTE_OSC ART1	OSCART1	_SEL[1:0]			
ANA_LS_HP	07h	(0)100 0111	HPD_IN	HPD_ON	SW_ON	0	0	MUTE_LS	MUTE_SW	MUTE_HF			
Clocking					•		•			I.			
PLL_DIV	08h	0000 0101	0	0		SDIV[2:0]			FDIV[2:0]				
PLL_MD	09h	0001 1110	0	0	0			MD2[4:0]					
PLL_PEH	0Ah	0000 0001	0	0	0	0		PE1[11:8]				
PLL_PEL	0Bh	1110 1000			•	PE1	[7:0]						
Demodulator									10	3)			
DEMOD_CTRL	0Ch	0000 0110	0	0	0	0	AM_SEL	DE	MOD_MODE[2:0]			
DEMOD_STAT	0Dh	(0000 0000)	0	0	0	QPSK_LK	FM2_CAR	FM2_SQ	FM1_CAR	FM1_SQ			
AGCC	0Eh	0001 0001	AGC_ CMD	0	0		AGC_REF[2:0		AGC_C	ST[1:0]			
AGCS	0Fh	(0000 0000)	0		AC	GC_ERR[4:0]	(*)		SIG_OVER	SIG_UND R			
DCS	10h	(0000 0000)				DC_E	RR[7:0]						
Demodulator Ch	annel 1		16,										
CARFQ1H	12h	0011 1110				CARFO	1[23:16]						
CARFQ1M	13h	1000 0000				CARFO	Q1[15:8]						
CARFQ1L	14h	0000 0000				CARF	Q1[7:0]						
FIR1C0	15h	0000 0000				FIR1C0)[7:0] (S)						
FIR1C1	16h	1111 1110				FIR1C1	[7:0] (S)						
FIR1C2	17h	1111 1100				FIR1C2	2[7:0] (S)						
FIR1C3	18h	1111 1101				FIR1C3	B[7:0] (S)						
FIR1C4	19h	0000 0010				FIR1C4	I[7:0] (S)						
FIR1C5	1Ah	0000 1101				FIR1C5	5[7:0] (S)						
FIR1C6	1Bh	0001 1000				FIR1C6	[7:0]6 (S)						
FIR1C7	1Ch	0001 1111				FIR1C7	7[7:0] (S)						
ACOEFF1	1Dh	0010 0011				ACOE	FF1[7:0]						
BCOEFF1	1Eh	0001 0010				BCOE	FF1[7:0]						
CRF1	1Fh	(0000 0000)				CRF[7:0] (S)						
CETH1	20h	0010 0000	CETH1[7:0]										
SQTH1	21h	0011 1100				SQTI	H1[7:0]						
CAROFFSET1	22h	0000 0000				CAROFFS	ET1[7:0] (S)						
Demodulator Ch	annel 2												
IAGCR	25h	1000 1000				IAGC_I	REF[7:0]						
IAGCC	26h	0000 0011	IAGC_OFF	0	0	0	0	ı	AGC_CST[2:0)]			

STV82x6 Register List

Table 10: List of I²C Registers (Sheet 3 of 5)

Nama	Addr.	Reset	Register Function and Description									
Name	(Hex)	Value (Bin)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
IAGCS	27h	(0000 0000)		•	•	IAGC_C	TRL[7:0]	•	•			
CARFQ2H	28h	0100 0100				CARFQ	2[23:16]					
CARFQ2M	29h	0100 0000		CARFQ2[15.8]								
CARFQ2L	2Ah	0000 0000		CARFQ2[7:0]								
FIR2C0	2Bh	0000 0000		FIR2C0[7:0] (S)								
FIR2C1	2Ch	0000 0000		FIR2C1[7:0] (S)								
FIR2C2	2Dh	0000 0000		FIR2C2[7:0] (S)								
FIR2C3	2Eh	0000 0000		FIR2C3[7:0] (S)								
FIR2C4	2Fh	1111 1111				FIR2C4	[7:0] (S)					
FIR2C5	30h	0000 0100				FIR2C5	[7:0] (S)					
FIR2C6	31h	0001 0100				FIR2C6	[7:0] (S)					
FIR2C7	32h	0010 0101				FIR2C7	[7:0] (S)					
ACOEFF2	33h	1001 0000		ACOEFF2[7:0]								
BCOEFF2	34h	1010 1100				BCOEF	F2[7:0]					
SCOEFF	35h	0001 1100		SCOEFF[7:0]								
SRF	36h	(0000 0000)		SRF[7:0] (S)								
CRF2	37h	(0000 0000)		CRF2[7:0] (S)								
CETH2	38h	0010 0000	CETH2[7:0]									
SQTH2	39h	0011 1100			103	SQTH	12[7:0]					
CAROFFSET2	3Ah	0000 0000				CAROFFSE	ET2[7:0] (S)					
NICAM	•		•									
NICAM_CTRL	3Dh	0000 0000	0	0	0	0	0	DIF_POL	ECT	MAE		
NICAM_BER	3Eh	(0000 0000)	CIL			ERRC	PR[7:0]					
NICAM_STAT	3Fh	(0000 0000)	NIC_DET	F_MUTE	LOA		СВ	[4:1]		NIC_MUTE		
Stereo FM		400		•	•	•				•		
ZWT_CTRL	40h	0011 0001	0	STD_MODE		THRES	SH[3:0]		TSCTI	RL[1:0]		
ZWT_STAT	41h	(0000 0000)	0	0	0	0	0	ZW_DET	ZW_ST	ZW_DM		
Sound Preprocess	ing & Se	election										
FM_DCL	42h	(0000 0000)				FM_DCl	_[7:0] (S)					
FM_DCR	43h	(0000 0000)				FM_DCF	R[7:0] (S)					
PRE_FM	44h	0000 0110	0	0			FM_PRESC	CALE[5:0] (S)				
PRE_NICAM	45h	0000 1101	0	0			NICAM_PRES	SCALE[5:0] (S)			
PRE_AUX	46h	0000 0000		I2S_PRESC	ALE[3:0] (S)			SCART_PRES	SCALE[3:0] (S)		
CH_CTRL	47h	0000 0000	MUTE_D01	MUTE_D12	NIC_DMX	NICDPH_O FF	FM_D	MX[1:0]	FMDPH_OF F	FMDPH_S W		
CH_MX	48h	0000 0000	12S_N	1X[1:0]	SC_N	1X[1:0]		DEMOD	_MX[3:0]			
CH_SEL	49h	0000 0000	12S_S	EL[1:0]	SC_S	EL[1:0]	HP_S	EL[1:0]	LS_SI	EL[1:0]		
CH_LANG	4Ah	0000 0000	I2S_LA	NG[1:0]	SC_LA	NG[1:0]	HP_LA	NG[1:0]	LS_LA	NG[1:0]		



Register List STV82x6

Table 10: List of I²C Registers (Sheet 4 of 5)

N	Addr.		Register Function and Description									
Name	(Hex)		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PEAK_DET_CTRL	4Bh	0000 0000	0	0	0	0	0	0	PD_S	EL[1:0]		
PEAK_DET_STATL	4Ch	(0000 0000)		•	•	PEAK_LEVE	L_LEFT[7:0]		•			
PEAK_DET_STATR	4Dh	(0000 0000)				PEAK_LEVE	L_RIGHT[7:0]					
Automatic Standa	rd Recog	nition System	1									
AUTO_CTRL	50h	0000 0001	0	0	0	IRQ	SINGLE_SH OT	DK_D	EV[1:0]	LDK_SW		
AUTO_SCKM	51h	0000 1111	0	0	0	0	LDK_SCK	I_SCK	BG_SCK	MN_SCK		
AUTO_SCKST	52h	0001 1111	LDK_ZWT3	LDK_ZWT2	LDK_SWT1	LDK_NIC	I_NIC	BG_ZWT	BG_NIC	MN_ZWT		
AUTO_TIMER	53h	1010 0100	FM_TI	ME[1:0]	NI	CAM_TIME[2	:0]	ZW	/EITON_TIME	[2:0]		
AUTO_STAT	54h	0(000 0000)	ST_ID	STEREO_S TATE	MONO_STA TE	AUTO_ON	STEREO	_SID[1:0]	MONO.	_SID[1:0]		
Audio Processing									(0	5)		
SVC_SEL	59h	0000 0000	0	0	0	0	0	0	0	SVC_SW		
SVC_CTRL	5Ah	0000 0000	SVC_ON	SVC_T	IME[1:0]		S	/C_REF[4:0]	(S)			
LS_SRD_CTRL	5Bh	0000 0000	SRD_ON	0	0	0	0	SRD_SEL	SRD_STER EO	STS_MODE		
LS_STS_GAIN	5Ch	1000 0000				ST_G/	AIN[7:0]	-	_			
LS_STS_FREQ	5Dh	00010101	0	0	BASS_F	REQ[1:0]	MEDIUM_	FREQ[1:0]	TREBLE_	FREQ[1:0]		
LS_SRS_SPACE	5Eh	1000 0000	SRS_SPACE[7:0] (for Stereo mode only)									
LS_SRS_CENTER	5Fh	1000 0000			SRS_C	ENTER[7:0] (for Stereo mod	de only)				
LS_EQ_CTRL	60h	0000 0000	EQ_ON	0	0	0	0	0	0	R		
LS_EQ_BAND1	61h	0000 0000	0	0	0		EQ_B	AND1_GAIN[4:0] (S)			
LS_EQ_BAND2	62h	0000 0000	9 6	0	0		EQ_B	AND2_GAIN[4:0] (S)			
LS_EQ_BAND3	63h	0000 0000	0	0	0		EQ_B	AND3_GAIN[4:0] (S)			
LS_EQ_BAND4	64h	0000 0000	0	0	0		EQ_B	AND4_GAIN[4:0] (S)			
LS_EQ_BAND5	65h	0000 0000	0	0	0		EQ_B	AND5_GAIN[4:0] (S)			
LS_LOUD	66h	0000 0010	LOUD_TH_ ON		LOUD_TH[2:0]	LOUD_ FREQ	LO	UD_TH_GHR	[2:0]		
LS_VOL_CTRL	67h	0000 0001	0	0	0	0	0	0	0	BAL_MODE		
LS_CVOL/ LS_VOL_L	68h	1000 0000				cvo	L[7:0]					
LS_BAL/ LS_VOL_R	69h	0000 0000				BAL[7	7:0] (S)					
SW_GAIN	6Ah	1000 0000				SW_G	AIN[5:0]					
SW_BAND	6Bh	0000 0011	0 0 0 0 SW_FREQ[2:0]									
Headphone Chan	nel											
HP_BT_CTRL	71h	0000 0000	BT_ON	0	0	0	0	0	0	0		
HP_BASS_GAIN	72h	0000 0000	0	0	0		BA	SS_GAIN[4:0]] (S)			
HP_TREBLE_GAIN	73h	0000 0000	0	0	0		TRE	BLE_GAIN[4:	0] (S)			
HP_VOL_CTRL	75h	0000 0001								BAL_MODE		

Table 10: List of I²C Registers (Sheet 5 of 5)

Name	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Reset	Register Function and Description							
Ivaille	(Hex)	Value (Bin)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0																
HP_CVOL/ HP_VOL_L	76h	1000 0000	CVOL[7:0]																							
HP_BAL/ HP_VOL_R	77h	0000 0000	BAL[7:0] (S)																							

Beeper

BEEPER_CTRL	79h	0000 0000	LS_BEEP_ ON	HP_BEEP_ ON	BEEP_MOD E	0	0	0	BEEP_DURATION[1:0]
BEEPER_TONE	7Ah	0111 0000	В	BEEP_FREQ[2:0]			E	BEEP_VOL[4:0	0]

STV82x6 General Control Registers 9.2

СИТ	r_ID	Vers	ion Identific	cation		(6)
Address (hex): (00h				adinic	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1	Bit 0
SRS_ON	0			CUT_NUM	MBER[5:0]	

Bit Name	Reset	Function
SRS_ON	0	Identifies the STV82x6 version
		0: version without SRS™ (STV82x6) - Only ST WideSurround can be used 1: version with SRS™ (STV8226/36) - Both SRS™ and ST WideSurround are available
Bit 6	0	Reserved.
CUT_NUMBER[5:0]	010001	Dice Version Identification

Software Reset Register

Address (hex): 02h

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	SCLPD_OFF	AUTO_OFF	0	0	SOFT_LRST1	SOFT_LRST2	SOFT_RST

Description

The built-in Automatic Standard Recognition System (AUTOSTD) can be disabled by bit AUTO_OFF (when high). In this case, the Software Reset function (bits SOFT_LRESTART1 and SOFT_LRESTART2) can be used to implement the Automatic Standard Recognition by I2C Software. This is not required if the built-in Automatic Standard Recognition System function is used (default).

Bit Name	Reset	Function
Bit7	0	Reserved.
SCLPD_OFF		SCL Pulling-down System Disable 0: System is enabled 1: System is disabled
AUTO_OFF	0	Automatic Standard Recognition System Disable 0: System is enabled 1: System is disabled
Bits[4:3]	00	Reserved.
SOFT_LRESTART1	0	Softreset (active high) of Channel 1 detectors only.
SOFT_LRESTART2	0	Softreset (active high) of Channel 2 detectors only.
SOFTRST	0	General softreset (active high) to reset all hardware registers except for I ² C data.

CTRL

Hardware Interface Control Register

Address (hex): 03h

Type: R/W

_	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	0	BUS_EXPAND[1:0]		I2S_EN	SDI_EN	0	MCK_EN	SYSCK_EN

Description

Provides all hardware controls to drive external components (SAW Filter, Audio Switches) and additional Audio Decoder (Dolby Pro Logic) via register I2S including the Master and Quartz Clocks.

Bit Name	Reset	Function				
Bit 7	0	Reserved.				
BUS_EXPAND[1:0]	00	Static control by I ² C of hardware pins BUS1 and BUS0.				
I2S_EN	0	hen 1, the I ² S hardware pin is enabled (SCK, WS, SDO)				
SDI_EN	0	en 1, the SDI input pin is enabled (switch with ST output). Must be used when I ² S mode is ected.				
Bit 2	0	Reserved.				
MCK_EN	0	Master Clock Enable Enables the master clock output (256.fs) to interface by I ² S with the Dolby Pro Logic Decoder. 0: Disabled. 1: Enabled				
SYSCK-EN	0	System Clock Enable Enables the system clock output to provide the quartz clock required to interface with the Dolby Pro Logic Decoder. 0: Disabled. 1: Enabled				

12S

I²S Interface Control Register

Address (hex): 04h

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	I2S_STD	I2S_WSPOL	0	0

Description

Proposes most used I²S standard (Philips and Sony) with Word Select (WS) polarity programming. Only Master mode is supported. All interfaced chip must be set in slave mode.

Bit Name	Reset	Function				
Bits[7:4]	0000	Reserved.				
I2S_STD	0	l²S Standard Select 0: Philips Standard (Default) 1: Sony Standard				
I2S_WSPOL	0	l ² S Word Select Polarity Select 0: No WS inversion (Default) 1: WS with polarity inversion				
Bits[1:0]	00	Reserved.				
9.3 Analo	leite					

9.3 **Analog Block**

ANA CTRL

Power Supply Configuration Control Register

Address (hex): 05h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SEL5V	0	0	0	0	0	0	0

Bit Name	Reset	Function
SEL5V	0	5 V Analog Power Supply Select
1050		The audio power amplifiers should be muted before changing this bit. 0: 8 V Analog Power Supply (Default). 1: 5 V Analog Power Supply
Bit[6:0]	0000000	Reserved

ANA_SCART

SCART Control Register

Address (hex): 06h

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DSP_ISCAI	RT_SEL[1:0]	MUTE_OSCA RT2	OSCART	2_SEL[1:0]	MUTE_OSCA RT1	OSCART1	_SEL[1:0]

Bit Name	Reset	Function
DSP_ISCART _SEL[1:0]	00	Analog Audio Matrixing for Mono and SCART Inputs (with Low Noise Audio Switching) 00: ISCART1 (Default) 01: ISCART2 10: ISCART3 11: Mono input
MUTE_OSCART2	1	0: No Mute 1: x Output muted
OSCART2_SEL [1:0]	01	Analog Audio Matrixing for SCART outputs (with Low Noise Audio Switching) 00: DSP_OSCART 01: ISCART1 (Default) 10: ISCART2 11: ISCART3
MUTE_OSCART1	1	0: No Mute 1: x Output muted
OSCART1_SEL [1:0]	00	00: DSP_OSCART (Default) 01: ISCART1 10: ISCART2 11: ISCART3

Note: SCART I²C programming (matrixing and mute control) is maintained during Standby mode

Before switching to Standby mode, the output SCART mute is recommended if the demodulated sound source (DSP_OSCART) is selected by this output. This source might cause an audible plop during the digital power down.

ANA_LS_HP Loudspeaker/Subwoofer/Headphone Mute Control

ANA_LS/HP

Address (hex): 07h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
HPD_IN	HPD_ON	SW_ON	0	0	MUTE_LS	MUTE_SW	MUTE_HP

Bit Name	Reset	Function						
HPD_IN	0	Headphone Input Pin Status						
		Read only I2C bit that displays t	he HPD pin Status					
		0: Headphone is detected 1: Headphone is not detected	·					
HPD_ON	0	Headphone Detection Enable						
		O: Headphone Detection is disabled 1: Headphone Detection is enabled. If the HPD_IN bit is set, the Loudspeaker and Subwoofer mute is activated						
SW_ON	0	Subwoofer Enable						
		Before switching on/off the subv	woofer, a mute is recommended to prevent an audible plop.					
		0: Subwoofer is disabled. Head 1: Subwoofer is enabled. Subw	phone output is selected. oofer output is selected and Headphone output is in Mono mode					
Bits[4:3]	00	Reserved.						
MUTE_LS	000	000: LS + SW + HP mono	100: Not used.					
MUTE_SW		001: LS + SW	101: Not used.					
MUTE_HP		010: LS + HP stereo 110: HP stereo only.						
		011: LS only	111: All muted (Default)					

9.4 Clocking

A low-jitter PLL Clock is integrated and can be fully reprogrammed using the registers described below. By default, the programming is defined for a 27-MHz quartz crystal frequency, which is the frequency recommended for reducing potential RF interference in the application. (See Section 2.2: System Clock.) However, if necessary, the PLL Clock can be re-programmed for other quartz crystal frequencies within a range from 23 to 30 MHz. Other quartz crystal frequencies can be programmed on your demand.

Note: A Crystal Frequency change is compatible with other default I²C programming including the built-in Automatic Standard Recognition System.

PLL_DIV PLL Frequency Divider Register

Address (hex): 08h

Bit 7 Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0 0		SDIV[2:0]			FDIV[2:0]	

Bit Name	Reset	Function
Bits[7:6]	00	Reserved.
SDIV[2:0]	000	PLL Frequency S-Divider
FDIV[2:0	101	PLL Frequency F-Divider

PLL_MD

PLL Coarse Frequency Control Register

Address (hex): 09h

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0			MD2[4:0]		

Bit Name	Reset	Function
Bits[7:5]	000	Reserved.
MD2[4:0]	11110	PLL Coarse Frequency Control

PLL_PEH

PLL Fine Frequency Control Register (MSBs)

Address (hex): 0Ah

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0		PE1[11:8]	

Bit Name	Reset	Function
Bits[7:4]	000	Reserved.
PE1[11:8]	0001	PLL Fine Frequency Control (4 MSBs)

PLL_PEL

PLL Fine Frequency Control Register (LSBs)

Address (hex): 0Bh

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
PE1[7:0]

Bit Name	Reset	Function
PE1[7:0]	11101000	PLL Fine Frequency Control (8 LSBs)

9.5 Demodulator

DEMOD_CTRL Demodulator Control Register

Address (hex): 0Ch

Type: R/W

_	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	0	0	0	0	AM_SEL	DI	EMOD_MODE[2	2:0]

Bit Name	Reset	Function				
Bits[7:4]	0000	Reserved.				
AM_SEL	0	0: FM configuration of	Demodulator Configuration Select I: FM configuration of demodulator (Default) I: AM configuration of demodulator			
DEMOD_MODE[2:0]	110	Demodulator Mode S <u>CH1 FM</u> X00: Normal X01: Wide 010: Normal 011: Wide 110: Normal 111: Wide	CH2 FM/QPSK FM Normal FM Wide QPSK System B/G/L/D/K QPSK System B/G/L/D/K QPSK System I QPSK System I			

DEMOD_STAT Demodulator Detection Status Register

Address (hex): 0Dh

Type: R

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	QPSK_LK	FM2_CAR	FM2_SQ	FM1_CAR	FM1_SQ

	Bit Name	Reset	Function			
	Bit [7:5]	000	Reserved.			
	QPSK_LK	0	PSK Lock detection flag			
)			0: Not detected 1: Detected			
	FM2_CAR	0	hannel 2 FM/AM Carrier detector flag			
			0: Not detected 1: Detected			
	FM2_SQ	0	Channel 2 FM Squelch detector flag			
			0: Not detected 1: Detected			

Bit Name	Reset	Function
FM1_CAR	0	Channel 1 FM/AM Carrier detector flag 0: Not detected 1: Detected
FM1_SQ	0	Channel 1 FM Squelch detector flag 0: Not detected 1: Detected

Note: These registers allow direct access to the demodulator signal detectors.

AGCC

AGC Control for IF ADC

Address (hex): 0Eh

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AGC_CMD	0	0	AGC_REF[2:0]		AGC_	CST[1:0]	

Bit Name	Reset			Fui	nction
AGC_CMD	0	Automati	ic Gain Control Comma	nd Mode	
		Normally set to 0 enabling automatic mode. For L/L' standards, the AGC should be switched off due to the presence of the AM sound carrier. In this case, a fixed gain value should be set using the AGCS register.			
			atic mode. AGC controlle I/Forced mode	d by the AUT	OSTD function. (Default)
Bits[6:5]	00	Reserved	l. ,		
AGC_REF[2:0]	100	This bitfield is used to defines the clipping level which adjusts the allowable proportion of samples at the input of the ADC which will be clipped. The AGC tries to maximize the use of the full scale range of the ADC. The default setting gives a ratio of 1/256.			
		Al	Clipping Ratio		Clipping Ratio
		000:	1/16 (Single carrier)	100:	1/256 (Default
	0	001:	1/32	101:	1/512
		010:	1/64	110:	1/1024
*	3	011:	1/128	111:	1/2048 (Multiple carriers)
AGC_CST[1:0]	01	AGC Tim	e Constant		
~O'		This is the	e time constant between	each step of	1.25 dB by the ADC.
102			Step Duration (ms)		
		00	1.33		
		01	2.66		
		10	5.33		
		11	10.66		

AGCS

AGC Control and Status for IF ADC

Address (hex): 0Fh

Type: R

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0		AGC_ERR[4:0]				SIG_OVER	SIG_UNDER	

Bit Name	Reset	Function
Bit 7	0	Reserved.
AGC_ERR[4:0]	00000	Amplifier Gain Control This is the Gain Control value of ADC. There are 31 steps of +1.25 dB (see Note below). 00000: 0 dB Gain 11110: +37.5 dB Gain
SIG_OVER	0	AGC Input Signal Upper Threshold 0: Normal signal 1: Signal too large and AGC is overloaded
SIG_UNDER	0	AGC Input Signal Lower Threshold 0: Normal signal 1: Signal too small and AGC is underloaded When the AGC is in Automatic mode (AGC_CMD = 0), bits SIG_OVER and SIG_UNDER indicate if the input signal is too small/large and the AGC is under/overloaded. This is useful when setting the STV82x6 SIF input level.

Note: When AGC_CMD = 0, AGC_ERR[4:0] can be read -- indicating the input level. It can also be written to -- presetting the AGC level which will then adjust itself to the final value.

When AGC_CMD = 1, the AGC is off and writing to AGC_ERR[4:0] directly controls the AGC amplifier gain. Reading AGC_ERR just confirms the fixed value.

DCS

DC Offset Status for IF ADC

Address (hex): 10h

Type: R

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

DC_ERR[7:0]

	Bit Name	Reset	Function
Ī	DC_ERR[7:0]	00000000	DC offset error of IF ADC output

9.6 Demodulator Channel 1

CARFQ1H, CARFQ1M, CARFQ1LChannel 1 Carrier DCO Frequency

Address (hex): 13h to 15h

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

CARFQ1[23:16], CARFQ1[15:8], CARFQ1[7:0]

Bit Name	Reset	Function
CARFQ1[13:8]]CARFQ1[13:8] CARFQ1[7:0]	10000000	Channel 1 DCO Carrier Frequency (8 MSBs) Channel 1 DCO Carrier Frequency Channel 1 DCO Carrier Frequency (8LSBs)

Table 11: Mono Carrier Frequencies by System

System	Mono Carrier Freq. (MHz) CARFQ1[23:0] (dec)		CARFQ1[23:0] (hex)
M/N	4.5 3072000		2EE000h
B/G	5.5	3754667	394AABh
I	6.0	4096000	3E8000h
L	6.5	4453717	43F555h
D/K/K1/K2	6.5	4437333	43B555h

Note: Carrier Freq: CARFQ1(dec). $Fs/2^{24}$ with Fs = 24.576 MHz (crystal oscillator frequency independent)

FIR1C[0:7] Channel 1 FIR Coefficients

Address (hex): 15h to 1Ch

Type: R/W

FIR1C0[7:0] to FIR1C7[7:0]

Bitfield	Description						
	FM 27 kHz	FM 50 kHz	FM 200 kHz	FM 350 kHz	FM 500 kHz	АМ	
FIR1C0[7:0]	FFh	00h	00h	02h	01h	00h	
FIR1C1[7:0]	FEh	FEh	01h	01h	00h	FEh	
FIR1C2[7:0]	FEh	FCh	01h	FCh	04h	FDh	
FIR1C3[7:0]	00h	FDh	FCh	03h	FAh	FEh	
FIR1C4[7:0]	06h	02h	08h	04h	05h	04h	

Bitfield	Description								
FIR1C5[7:0]	0Eh	0Dh	F6h	F2h	00h	0Dh			
FIR1C6[7:0]	16h	18h	F8h	06h	F2h	16h			
FIR1C7[7:0]	1Bh	1Fh	4Ah	43h	4Dh	1Dh			

ACOEFF1

Channel 1 Baseband PLL Loop Filter Proportional Coefficient

Address (hex): 1Dh

Type: R/W

Bit 7 Bit 6 Bit 4 Bit 3 Bit 2 Bit 0 Bit 5 Bit 1

ACOEFF1[7:0]

Bit Name	Reset	Function
ACOEFF1[7:0]	00100011	Used to program the Proportional Coefficient of the baseband PLL loop filter (Channel 1)
		Defines the damping factor of the loop. For values, refer to Table 12.

BCOEFF1

Channel 1 Baseband PLL Loop Filter Integral Coefficient & **DCO Gain**

Address (hex): 1Eh

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 2 Bit 1 Bit 0

BCOEFF1[7:0]

Bit Name	Reset	Function
BCOEFF1[7:0]	00010010	Used to program the Integral Coefficient of the baseband PLL loop filter and DCO gain
		Defines the bandwidth of the loop. For values, refer to Table 12.

Table 12: Baseband PLL Loop Filter Adjustment (FM Mode)

	ı	Defines the bandwidth of the loop. For values, refer to Table 12.						
	Table	12: Baseband	PLL Loop Fi	lter Adjustm	ent (FM Mod	de)		
Opso	FM Mode	Small	Standard	Medium	Large	A2 Standard		
	ACOEFF (hex)	10h	22h	2Ch	2Ch	10h		
	BCOEFF (hex)	1Ah	12h	0Ah	0Ah	11h		
	FM_DEV max (kHz)	62.5	125	250	500	125		
	DCO Range (kHz)	96	192	384	768	192		

CRF1

Channel 1 Baseband PLL Demodulator Offset

Address (hex): 1Fh

Type: R

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

CRF1[7:0]

Bit Name	Reset	Function
CRF1[7:0]	00000000	Channel 1 Carrier Recovery Frequency
		Displays the instantaneous frequency offset of the Channel 1 Baseband PLL Demodulator.

CETH1

Channel 1 FM/AM Carrier Level Threshold

Address (hex): 20h

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

CETH1[7:0]

Bit Name	Reset		Function						
CETH1[7:0]	00100000	This register is used to compare the carrier level in the channel and the threshold value. The level is measured after the channel filter and is relative to the full scale reference level (0 dl. This is used as part of the validation of an FM signal, if the carrier level is below the thresh the signal is considered to be non-valid.							
		CETH FFh 80h 40h 20h	Threshold (dB) -6 -12 -18 -24 (Default)	<u>CETH</u> 10h 08h 00h	Threshold (dB) -32 (Recommended Value) -38 OFF (all carrier levels are accepted)				

SQTH1

Channel 1 FM Squelch Threshold Register

Address (hex): 21h

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

SQTH1[7:0]

Bit Name	Reset	Function					
SQTH1[7:0]	00111100	The squelch detector measures the level of high frequency noise (> 40 kHz) and compares it to the threshold level (SQTH). If the level is below this value, the S/N of the FM signal is considered to be acceptable. Values are given for FM with standard deviation. SQTH S/N (dB) FAh 0 77h 10 3Ch 15 (Default) 23h 20					
		19h 25					

CAROFFSET1

Channel 1 DCO Carrier Offset Compensation

Address (hex): 22h

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

CAROFFSET1[7:0] (S)

Bit Name	Reset	Function
CAROFFSET1[7:0]	00000000	This value is used correct the carrier frequency offset of the incoming IF signal. Automatic frequency control in FM mode can be implemented by registers FM_DCR and FM_DCL.
		A DCO frequency offset (in two's complement format) is added to the pre-programming value by AUTOTSD in the CARFQ1 registers (corresponding to the standard IF carrier frequency). The programmable carrier offset ranges from -192 kHz to +190.5 kHz with a resolution of 1.5 kHz. For standard FM deviation, the value displays by FM_DCL can be directly loaded in CAROFFSET1 to exactly compensate the carrier offset on Channel 1

9.7 Demodulator Channel 2

IAGCR

Channel 2 Internal AGC Reference for QPSK

Address (hex): 25h

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

IAGC_REF[7:0]

Bit Name	Reset	Function
IAGC_REF[7:0]		Sets the mean value of the internal AGC, used for QPSK demodulation. The default setting corresponds to half full scale amplitude at the baseband PLL input.



IAGCC

Channel 2 Internal AGC Time Constant for QPSK

Address (hex): 26h

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IAGC_OFF	0	0	0	0	IAGC_CST[2:0]		

Bit Name	Reset		Function					
IAGC_OFF	0		able Il AGC is active Il AGC is disabl					
Bits[6:3]	0000	Reserved	l.					
IAGC_CST[2:0]	011	Internal A	nternal AGC Programmable Step Constant.					
		optimum	These bits control the time per step (values given for QPSK mode). The default value defines the optimum trade-off between fast settling time (for the fastest NICAM identification) and the noise mmunity (minimum BER degradation) Step time (us) Time Response (ms)					
		000	703	128	-00			
		001	352	64	~400			
		010	176	32				
		011	88	16				
		100	44	8	×6			
		101	22	4	10.1			
		110	11	2				
		111	5.5	0.82	50			

IAGCS

Channel 2 Internal AGC Status for QPSK

Address (hex): 27h

Type: R

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
	IAGC_CTRL[7:0]									

Bit Name	Reset	Function
IAGC_CTRL[7:0]	00000000	Indicates the value of the internal AGC gain control

CARFQ2H, CARFQ2M, CARFQ2LChannel 2 Carrier DCO Frequency

Address (hex): 28H to 2Ah

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

CARFQ2[23:16], CARFQ2[15.8], CARFQ2[7:0]

Bit Name	Reset	Function
CARFQ2[23:16] CARFQ2[15.8] CARFQ2[7:0]	01000000	Channel 2 DCO Carrier Frequency (8 MSBs) Channel 2 DCO Carrier Frequency Channel 2 DCO Carrier Frequency (8 LSBs) See Table 13.

Table 13: Stereo Carrier Frequencies by System

System	Stereo Carrier Freq. (MHz)	CARFQ2[23:0] (Dec)	CARFQ2[23:0] (Hex)
M/N A2+	4.724212	3225062	3135E6h
B/G NICAM	5.85	3993600	3CF000h
BG A2	5.7421875	3920000	3BD080h
I NICAM	6.552	4472832	444000h
L NICAM	5.85	3993600	3CF000h
DK NICAM	5.85	3993600	3CF000h
DK1 A2*	6.258125	4272000	412F80h
DK2 A2*	6.7421875	4602667	463B2Bh
DK3 A2*	5.7421875	3920000	3BD080h

Channel 2 FIR Coefficients FIR2C[0:7]

Address (hex): 2Bh to 32h

Type: R/W

Bit 3 Bit 7 Bit 6 Bit 5 Bit 4 Bit 0 Bit 2 Bit 1

FIR2C0[7:0] to FIR2C7[7:0]

Table 14: Channel 2 FIR Coefficients

	Bitfield	Description				
		FM 27 kHz	FM 50 kHz	QPSK 40%	QPSK100%	
	FIR2C0[7:0]	FFh	00h	00h	00h	
7/6	FIR2C1[7:0]	FEh	FEh	00h	00h	
1250,	FIR2C2[7:0]	FEh	FCh	FFh	00h	
000	FIR2C3[7:0]	00h	FDh	03h	00h	
	FIR2C4[7:0]	06h	02h	00h	FFh	
	FIR2C5[7:0]	0Eh	0Dh	F4h	04h	
	FIR2C6[7:0]	16h	18h	0Ah	14h	
	FIR2C7[7:0]	1Bh	1Fh	3Dh	25h	

ACOEFF2

Channel 2 Baseband PLL Loop Filter Proportional Coefficient

Address (hex): 33h

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

ACOEFF2[7:0]

Bit Name	Reset	Function
ACOEFF2[7:0]		This value defines the loop clamping factor used to program the Proportional Coefficient of the baseband PLL loop filter (Channel 2). See Table 15 and Table 16.

BCOEFF2

Channel 2 Baseband PLL Loop Filter Integral Coefficient & DCO Gain

Address (hex): 34h

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

BCOEFF2[7:0]

Bit Name	Reset	Function
BCOEFF2[7:0]		This value defines the loop bandwidth used to program the Integral Coefficient of the Baseband PLL loop filter and DCO gain. See Table 15 and Table 16.

Table 15: Baseband PLL Loop Filter Adjustments (FM Mode)

		2 1			
FM mode	Small	Standard	Mid	Wide	A2 standard
ACOEFF (hex)	10h	22h	2Ch	2Ch	10h
BCOEFF (hex)	1Ah	12h	0Ah	0Ah	11h
FM_DEV max (kHz)	62.5	125	250	500	125
DCO Range (kHz)	96	192	384	768	192

Table 16: Baseband PLL Loop Filter Adjustments (QPSK Mode)

QPSK mode	Small	Medium	Large	Extra-large
ACOEFF (hex)	90h	90h	90h	90h
BCOEFF (hex)	ACh	A3h	9Ah	91h
DCO_DEV max (kHz)	2.84375	5.6875	11.375	22.75

SCOEFF

Channel 2 Symbol Tracking Loop Coefficients

Address (hex): 35h

Type: R/W

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

SCOEFF[7:0]

Bit Name	Reset	Function
SCOEFF[7:0]		This value is used to program the proportional and integral coefficients of the QPSK Symbol tracking loop. See Table 17 and Table 18.

Table 17: QPSK System - BG/L/DK Standards (40% Roll-off)

	Extra-Small	Small	Medium	Large	Extra-Large	Open Loop
SCOEFF (hex)	1Eh	25h	24h	26h	2Ah	80h

Table 18: QPSK System - I Standard (100% Roll-off)

	Extra-Small	Small	Medium	Large	Extra-Large
SCOEFF (hex)	16h	1Dh	1Ch	23h	22h

SRF

Channel 2 Symbol Tracking Loop Frequency

Address (hex): 36h

Type: R/W

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

SRF[7:0]

Bit Name	Reset	Function
SRF[7:0]		Displays in two's complement format the frequency deviation between the incoming NICAM bitstream and the quartz clocks. The maximum error is ±250 ppm.

CRF2

Channel 2 Baseband PLL Demodulator Offset

Address (hex): 37h

Type: R

D:+

Bit 7 Bit 6

Bit 5

Bi

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

CRF2[7:0]

Bit Name	Reset	Function
CRF2[7:0]	00000000	Channel 2 Carrier Recovery Frequency.
		Displays the instantaneous frequency offset of the Channel 2 Baseband PLL

CETH2

Channel 2 FM Carrier Level Threshold

Address (hex): 38h

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

CETH2[7:0]

Bit Name	Reset				Function	
CETH2[7:0]	00100000	level is r This is u	This register is used to compare the carrier level in the channel and the threshold value. This level is measured after the channel filter and is relative to the full scale reference level (0 dB). This is used as part of the validation of an FM signal, if the carrier level is below the threshold, the signal is considered to be non-valid.			
		CETH FFh 80h 40h 20h	Threshold (dB) -6 -12 -18 -24 (Default)	<u>CETH</u> 10h 08h 00h	Threshold (dB) -32 -38 OFF (All carrier levels are accepted)	

SQTH2

Channel 2 FM Squelch Threshold

Address (hex): 39h

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

SQTH2[7:0]

Bit Name	Reset	Function					
SQTH2[7:0]	00111100	The squelch detector measures the level of high frequency noise (> 40 kHz) and compares it to the threshold level (SQTH). If the level is below this value, the S/N of the FM signal is considered to be acceptable. Values are given for FM with standard deviation. SQTH S/N (dB) FAh 0 77h 10 3Ch 15 (Default) 23h 20 19h 25					

CAROFFSET2 Channel 2 DCO Carrier Offset Compensation

Address (hex): 3Ah

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 3 Bit 2 Bit 1 Bit 0 Bit 4

CAROFFSET2[7:0] (S)

Bit Name	Reset	Function
CAROFFSET2 [7:0]	00000000	This value is used to correct the carrier frequency offset of the incoming IF signal. Automatic frequency control in FM mode can be implemented by registers FM_DCR and FM_DCL.
		A DCO frequency offset (in two's complement format) is added to the pre-programming value by AUTOTSD in the CARFQ2 registers (corresponding to the standard IF carrier frequency). The programmable carrier offset ranges from -192 kHz to +190.5 kHz with a resolution of 1.5 kHz.
		For standard FM deviation, the value displayed by register FM_DCR can be directly loaded in in register CAROFFSET2 to exactly compensate the carrier offset on Channel 2.

9.8 **NICAM Registers**

NICAM_CTRL

				n, the value displaye exactly compensat			ectly loaded in in
9.8	NICAM Reg	isters				Oduc	
N	NICAM_CTRL	. NIC	AM Deco	der Control Re	egister		
Address (he	ex): 3Dh				Sign		
Type: R/W				60			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	DIF_POL	ECT	MAE

Bit Name	Reset	Function
Bits[7:3]	00000	Reserved.
DIF_POL	0	0: No polarity inversion (Default) 1: Polarity inversion of the differential decoding
ECT	0	Error Counter Timer: Defines the NICAM error measurement period 0: 128 ms (Default) 1: 64 ms
MAE	0	Max. Allowed Errors. Defines the NICAM error decoding for mute function. 0: 511 Max (Default) 1: 255 Max

NICAM_BER

NICAM Bit Error Rate Register

Address (hex): 3Eh

Type: R

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

ERROR[7:0]

Bit Name	Reset	Function
ERROR[7:0]	00000000	NICAM Error Counter Value

NICAM_STAT NICAM Detection Status Register

Address (hex): 3Fh

Type: R

 Bit 7
 Bit 6
 Bit 5
 Bit 4
 Bit 3
 Bit 2
 Bit 1
 Bit 0

 NIC_DET
 F_MUTE
 LOA
 CBI[3:0]
 NIC_MUTE

Bit Name	Reset	Function
NIC_DET	0	NICAM Signal Detect 0: NICAM signal no detected
		1: NICAM signal detected
F_MUTE	0	Frame Mute 0: No mute 1: Mute due to Superframe Alignment Loss
LOA	0	Loss of Frame Alignment Word (FAW) 0: No Alignment Lost 1: Frame Alignment Word Lost
CBI[3:0]	0000	Indicates the received NICAM control bits
NIC_MUTE	0	Indicates the NICAM decoder mute

9.9 Zweiton

ZWT_CTRL

Zweiton Detector Control Register

Address (hex): 40h

Type: R/W

 Bit 7
 Bit 6
 Bit 5
 Bit 4
 Bit 3
 Bit 2
 Bit 1
 Bit 0

 0
 STD_MODE
 THRESH[3:0]
 TSCTRL[1:0]

Bit Name	Reset	Function					
Bit 7	0	Reserved.					
STD_MODE	0	0: German s 1: Korean sta	tandard (Defau andard	ult)			
THRESH[3:0]	1100	Defines the t	hreshold of the	e detector for pilot	and tone freque	encies.	
			Level (% of t	he mid scale)		Level (% of the mid	d scale)
		0000	0		1000	50	
		0001	6.25		1001	56.25	
		0010	12.5		1010	62.5	
		0011	18.75		1011	68.75	
		0100	25		1100 (Default) 75	
		0101	31.25		1101	81.25	
		0110	37.5		1110	87.5	
		0111	43.75		1111	93.75	
TSCTRL[1:0]	00	Defines both	the detection	time and the error	probability (reli	ability of the detecti	on).
		Sample /	Accumulation	Decision Count	Time (ms)	Error Probability	
		00	1024	2	256	10 ⁻⁴	1(9)
		01 (Default)	1024	3	384	10 ⁻⁶	
		10	2048	2	512	10 ⁻⁷	
		11	2048	3	768	10 ⁻⁹	

			11 20	048	3	768 1	0-9		
ZWT_STAT			Zweiton Status Register						
	Address (hex): 4					Sign			
	Type: R				310SO				
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	0	0	0	0	0	ZW_DET	ZW_ST	ZW_DM	

Bit Name	Reset	Function
Bits[7:3]	00000	Reserved.
ZW_DET	0	Pilot Detection Flag
ZW_ST	0	Stereo Tone Detection Flag
ZW_DM	0	Dual Mono Tone Detection Flag

Sound Preprocessing and Selection Registers

FM_DCL **FM DC Offset Left Register**

Address (hex): 42h

Type: R

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 FM_DCL[7:0]

Bit Name	Reset	Function
FM_DCL[7:0]	00000000	Displays (in two's complement format) the FM (or AM) DC offset level after demodulation on channel 1 (and removed automatically).
		In FM mode, the DC offset value gives a direct value of the carrier frequency offset which is used to compensate the DCO with the CAROFFSET1 value in the event of an out-of-standard offset. The range and the resolution depend upon the FM bandwidth programmed defined in register BCOEFF1. See Table 19.

FM_DCR

FM DC Offset Right Register

Address (hex): 43h

Type: R

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

FM_DCR[7:0]

Bit Name	Reset	Function
FM_DCR[7:0]	00000000	Displays (in two's complement format) the FM (or AM) DC offset level after demodulation on channel 2 (and removed automatically).
		In FM mode, the DC offset value gives a direct value of the carrier frequency offset which is used to compensate the DCO with the CAROFFSET2 value in the event of an out-of-standard offset. The range and the resolution depend upon the FM bandwidth programmed defined in register BCOEFF2. See Table 19.

Table 19: FM_DCL/R Range and Resolution

FM mode	Range (kHz)	Resolution (kHz)		
Small	± 96	0.750		
Standard & A2 Standard	± 192	1.5		
Medium	± 384	3		
Large	± 768	6		

PRE_FM

FM Prescaling Register

Address (hex): 44h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Ī	0	0			FM_PRES	SCALE[5:0]		

Bit Name	Reset	Function
Bits[7:6]	0	Reserved.

Bit Name	Reset		Function				
FM_PRESCALE [5:0]	000110	audio proc	,	evel control car	normalize the FM (or AM) demodulated signal level before a be implemented by I ² C software using the Peak Level G (dB) -2 -3 -4 -5 -6		

PRE_NICAM

NICAM Prescaling Register

Address (hex): 45h

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0			NICAM_PRE	ESCALE[5:0]	. (

Bit Name	Reset	Function
Bits[7:6]	00	Reserved.
NICAM_ PRESCALE[5:0]	001101	-6 to + 24 dB NICAM prescaling to normalize the NICAM demodulated signal level before audio processing. Auto level control can be implemented by I²C software using the Peak Level Detector. (Default value = +13 dB) $ \frac{G \text{ (dB)}}{011000} + 24 & 111110 & -2 \\ 010111 & +23 & 111101 & -3 \\ 010110 & +22 & 111100 & -4 \\ 010101 & +21 & 111011 & -5 \\ 010100 & +20 & 111010 & -6 \\ \text{ etc.} $

PRE_AUX

SCART Prescaling Register

Address (hex): 46h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
102	I2S_PRES	CALE[3:0]			SCART_PRESCALE[3:0]			

Bit Name	Reset				Function		
I2S_PRESCALE [3:0]	0000		-6 to + 6dB I ² S Input prescaling to normalize the incoming audio signal before audio processing. Auto level control can be implemented by I ² C software using the Peak Level Detector.				
		These bits are u	sed to adjust	the corres	ponding incoming signal level before audio processing.		
		0110 0101 0100 0011 0010 0001 0000 (Default)	G (dB) +6 +5 +4 +3 +2 +1	1111 1110 1101 1100 1011 1010	G (dB) -1 -2 -3 -4 -5		
SCART_PRESCAL E[3:0]	0000			_	normalize the incoming audio signal before audio plemented by I ² C software using the Peak Level Detector.		
		These bits are u	•	the corres	ponding incoming signal level before audio processing.		
		0110 0101 0100 0011 0010 0001 0000 (Default)	G (dB) +6 +5 +4 +3 +2 +1	1111 1110 1101 1100 1011 1010	G (dB) -1 -2 -3 -4 -5 -6		

CH_CTRL

Channel Control Register

Address (hex): 47h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MUTE_D012	MUTE_D12	NIC_DMX	NICDPH_OFF	FM_DN	ИХ[1:0]	FMDPH_OFF	FMDPH_SW
			(5)				

				1			
Bit Name	Reset	411	Function				
MUTE_D012	0	1: If DEMOD	D: LS/HP/SC/l ² S channel unmuted I: If DEMOD source is selected as OUTPUT channel by CH_SEL and CH_LANG, then MUTE_LS/MUTE_HP/MUTE_SC signal are set (LS/HP/SC/l ² S channel mute)				
MUTE_D12	0	1: If DEMOD	D: LS/HP/SC/l ² S channel unmuted I: If DEMOD_1 or DEMOD_2 source is selected as OUTPUT channel by CH_SEL and CH_LANG, then MUTE_LS/MUTE_HP/MUTE_SC signal are set (LS/HP/SC/l ² S channel mute)				
NIC_DMX	0		erse Left/Right Channel to take into acco the Right Channel.	unt the case where the mono signal would			
NICDPH_OFF	0		e-emphasis (Default) CAM De-emphasis				
FM_DMX[1:0]	00	FM Stereo D	ematrix				
		00 (Default) 01 10 11	DeMatrix_ L=CH1, R=CH2 L=CH1+CH2, R=CH1-CH2 L=2CH1-CH2, R=CH2 L=(CH1+CH2)/2, R=(CH1+CH2)/2	Standard No matrixing Kor. Zweiton (A2+) & Radio German Zweiton (A2, A2*) Stereo to Mono			

Bit Name	Reset	Function
FMDPH_OFF	0	0: FM De-emphasis (Default) 1: Bypass FM De-emphasis
FMDPH_SW	0	0: 50 μs FM De-emphasis (Default) 1: 75 μs FM De-emphasis

CH_MX

Channel Matrix Register

Address (hex): 48h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
I2S_M	X[1:0]	SC_M	IX[1:0]		DEMOD	_MX[3:0]	

Bit Name	Reset	Function	.(5)
I2S_MX[1:0]	00	I ² S Matrixing. Programmable values are listed in Table 20.	(C)
SC_MX[1:0]	00	SCART Matrixing. Programmable values are listed in Table 20.	200
DEMOD_MX[3:0]	0000	Demodulator Matrixing. Programmable values are listed in Table 2	21.

Table 20: SCART and I²S Matrixing

	SC_0	/I2S_0	SC_1/I2S_1		
	Left	Right	Left	Right	
00	CH_L	CH_R	0		
01	CH_R	CH_L	0		
10	СН	I_L	CH_R		
11	СН	LR	CH_L		

Table 21: Demodulator Matrixing

		11	CH_R		CH_L	
Table 21: Demodulator Matrixing						
1019		DEM	OD_0	DEM	DEMOD_1	
125010		Left	Right	Left	Right	Left
000	0X00	FM_L		0		0
	0X01	FM_L	FM_R		0	0
	0X10	NIC_L	NIC_R		0	0
	0X11	NIC	NIC_L		0	
	1000	FM	1_L	FN	1_R	0
	1001	NIC	C_L	NIC	C_R	0
	1010	FM	1_L	NIC_L	NIC_R	0

Table 21: Demodulator Matrixing (Continued)

	DEM	OD_0	DEM	DEMOD_2	
	Left	Right	Left	Right	Left
1011	FM	I_L	NIC	NIC_R	
11XX	FM	1_L	NIC	0	

CH_SEL

Channel Source Selection Register

Address (hex): 49h

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
I2S_SEL	[1:0]	SC_SE	EL[1:0]	HP_SE	EL[1:0]	LS_SE	EL[1:0]

Bit Name	Reset		Function	Cll
I2S_SEL[1:0]	00	Source Channel Selection.		20,0
SC_SEL[1:0]	00	0X: Demodulated sound (Default)	01	0
HP_SEL[1:0]	00	10: SCART 11: I ² S		
LS_SEL[1:0]	00		10ile	

Note: A mute of the corresponding audio output is recommended before switching between Demodulated sound and SCART source. Any audio discontinuity might create annoying audible plops.

CH_LANG Channel Language Selection Register

Address (hex): 4Ah

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
I2S_LAI	I2S_LANG[1:0]		NG[1:0]	HP_LAI	NG[1:0]	LS_LA	NG[1:0]

Bit Name	Reset	Function
l2S_LANG[1:0]	00	Channel Language Selection. See Table 4 and Table 5.
SC_LANG[1:0]	00	00: Not to be used. 01: Mono A
HP_LANG[1:0]	00	10: Mono B 11: Mono C
LS_LANG[1:0]	00	TT. MOHO C

Note: 1 Refer to Table 4 and Table 5 for selecting Channel Language, Sound and System values.

2 A mute of the corresponding audio output is recommended before changing the language. Any audio discontinuity might create annoying audible plop.

PEAK_DET_CTRL Peak Level Detector Control Register

Address (hex): 4Bh

Type: R

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	0	PD_S	EL[1:0]

Bit Name	Reset		Function	
Bits[7:2]	000000	Reserved.		
PD_SEL[1:0]	00	Peak Level Detect	or Source Selection	
		00: FM 01: NICAM	10: SCART 11: I ² S	*(5)

PEAK_DET_STATL Peak Level Detector Status Register

Address (hex): 4Ch

Type: R

 Bit 7
 Bit 6
 Bit 5
 Bit 4
 Bit 3
 Bit 2
 Bit 1
 Bit 0

 PEAK_LEVEL_LEFT[7:0]

Bit Name	Reset	Function
PEAK_LEVEL_ LEFT[7:0]	00000000	Displays the Absolute Peak Level of the audio source selected. The measured value is updated continuously every 64 ms. The range varies linearly from the full scale (0 dB) down to 1/256 of the full scale (-48 dB).
	. (In AM/FM Mono mode, only the PEAK_LEVEL_LEFT[7:0] value must be taken into account.
A. (Shi	In FM Mono mode, the audio peak level range depends upon the programmed FM bandwidth. The unique difference is that the measurement is done after Sound pre-processing (DC offset removal, Prescaling, De-emphasis and Dematrixing).
colei		In FM Stereo mode, the maximum value may be used to check if the incoming signal level is correctly adjusted by the prescaling factor or if there are no FM overmodulation problems (clipping).
102		Programmable values are listed in Table 19.
		The difference between the PEAK_LEVEL_LEFT[7:0] and PEAK_LEVEL_RIGHT[7:0] values may be calculated by the microcontroller to identify Mono or Stereo mode from an unknown source (SCART or I ² S).

PEAK_DET_STATR Peak Level Detector Status Register

Address (hex): 4Dh

Type: R

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

PEAK_LEVEL_RIGHT[7:0]

Bit Name	Reset	Function
PEAK_LEVEL_ RIGHT[7:0]	00000000	Displays the Absolute Peak Level of the audio source selected. The measured value is updated continuously every 64 ms. The range varies linearly from the full scale (0 dB) down to 1/256 of the full scale (-48 dB). For more information, refer to register PEAK_DET_STATL.

9.11 Automatic Standard Recognition

AUTO_CTRL Automatic Standard Recognition Control Register

Address (hex): 50h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1	Bit 0
0	0	0	IRQ	SINGLE_SHOT	DK_DEV[1:0]	LDK_SW

Bit Name	Reset	Function
Bits[7:5]	000	Reserved.
IRQ	0	This flag (output on IRQ pin) is set to ON by the AUTOSTD when the standard recognition status has changed. The external microprocessor will detect this signal and will run the OSD procedure. This procedure must first reset via I ² C the IRQ flag and then read the detection status in the
		registers (NICAM_STAT, ZWT_STAT, AUTO_STAT and CH_MX)
SINGLE_SHOT	0	Single Shot Mode Selection
	S	0: Single Shot mode is not selected 1: Single Shot mode is selected ¹
DK_DEV[1:0]	00	Selects FM deviation configuration to take into account of overmodulation in DK_NICAM standard.
1050		00: FM 50 kHz (Default) 10: FM 350 kHz 01: FM 200 kHz 11: FM 500 kHz
LDK_SW	1	Makes exclusive the auto search of DK/K1/K2/K3 and L/L' standard
		0: DK/K1/K2/K3 standard auto-search / L/L' disabled 1: L/L' standard auto-search / DK/K1/K2/K3 disabled

^{1.} **Single_Shot** mode can be used before disabling the Automatic Standard Recognition (AUTOSTD) to pre-program demodulator registers in a defined standard and reduce I²C programming in Manual mode

Note:

Only standard deviation FM 50K kHz is compatible with other D/K1/K2/K3 standards in Automatic Standard Recognition Search mode. It has to be deselected when programs with larger FM deviation are broadcast (reserved only for D/K-Mono or D/K NICAM standard).

FM deviation superior to 350 kHz will degrade strongly NICAM reception due to overlapping of FM and QPSK IF spectrum in DK-NICAM standard.

L/L' and DK/K1/K2/K3 standard can be discriminated in Automatic Standard Recognition Search mode because the same frequency is used for the mono IF carrier.

AUTO_SCKM Auto Standard Check Mono Register

Address (hex): 51h

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	LDK_SCK	I_SCK	BG_SCK	MN_SCK

Bit Name	Reset	Function
Bits[7:4]	0000	Reserved.
LDK_SCK	1	L/L' or D/K Mono Standard Enable 0: Disabled 1: Enabled
I_SCK	1	I Mono Standard Enable 0: Disabled 1: Enabled
BG_SCK	1	B/G Mono Standard Enable 0: Disabled 1: Enabled
MN_SCK	1	M/N Mono Standard Enable 0: Disabled 1: Enabled

Note: AUTOSTD is off when all mono standards are disabled.

AUTO_SCKST Auto Standard Check Stereo Register

Address (hex): 52h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LDK_ZWT3	LDK_ZWT2	LDK_SWT1	LDK_NIC	I_NIC	BG_ZWT	BG_NIC	MN_ZWT

Bit Name	Reset	Function
LDK_ZWT3	0	D/K3 Zweiton (A2*) Stereo Standard Enable 0: Disabled 1: Enabled
LDK_ZWT2	0	D/K2 Zweiton (A2*) Stereo Standard Enable 0: Disabled 1: Enabled
LDK_ZWT1	0	D/K1 Zweiton (A2*) Stereo Standard Enable 0: Disabled 1: Enabled
LDK_NIC	1	D/K NICAM Stereo Standard Enable 0: Disabled 1: Enabled
I_NIC	1	I NICAM Stereo Standard Enable 0: Disabled 1: Enabled
BG_ZWT	1	B/G Zweiton (A2) Standard Enable 0: Disabled 1: Enabled
BG_NIC	1	B/G NICAM Standard Enable 0: Disabled 1: Enabled
MN_ZWT	1	M/N Zweiton (A2+) Standard Enable 0: Disabled 1: Enabled

Note: Stereo standard covers all transmission modes (stereo or multi-language) of the NICAM or Zweiton (A2, A2* or A2+) system.

AUTO_TIMER Detection Time Out Register

Address (hex): 53h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FM_	TIME[1:0]	NICAM_TIME[2:0])]	ZV	VEITON_TIME[2	2:0]

Bit Name	Reset	Function			
FM_TIME[1:0]	10	FM Detection Time-out			
		00: 16 ms			
NICAM_TIME[2:0]	100	NICAM Detection Time-out			
		000: 96 ms 100: 224 ms (Default) 001: 128 ms 101: 256 ms 010: 160 ms 110: 288 ms 011: 192 ms 111: 320 ms			

Bit Name	Reset		Function			
ZWEITON_TIME[2:0]	100	Zweiton Detection 000: 256 ms 001: 512 ms 010: 768 ms 011: 1024 ms	on Time-out 100: 1280 ms (Default) 101: 1536 ms 110: 1792 ms 111: 2040 ms			

The time-out default value is optimum and does not normally need to be changed. Note:

AUTO_STAT **Detection Standard Status Register**

Address (hex): 54h

Type: R

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ST_ID	STEREO_STA TE	MONO_STATE	AUTO_ON	STEREO	_SID[1:0]	MONO_	SID[1:0]

Bit Name	Reset	Function
ST_ID	0	Stereo Mode Detection flag activated when a stereo standard coming from the demodulator selected on Loudspeaker output. Stereo transmission modes are: - Zweiton stereo (ZWT_DET&ST&DM = 110, indifferently German or Korean standard) - NICAM stereo with backup (CBI = 1000) - NICAM stereo with no backup (CBI = 0000) The stereo flag is also output on ST pin to control an external indicator (an LED, for instance)
STEREO_STATE	0	When AUTOSTD is ON and a standard has been detected, the FSM has two "stable states". These
MONO_STATE	0	flags indicate whether the FSM is in the state "mono-det" (mono standard detected) or "stereo-det" (stereo standard detected). If at least one stereo standard is enabled, the "mono-det" state is only transitory.
AUTO_ON	0	Automatic Standard Recognition System Status
		O: Automatic Standard Recognition System is OFF 1: Automatic Standard Recognition System is ON
STEREO_SID[1:0]	00	Identification of the detected TV sound standard. See Table 22.
MONO_SID[1:0]	00	ndentification of the detected 1 v Sound Standard. See Table 22.

Table 22: TV Sound Standards

	MONO_SI	D[1:0]	00	Identification of the detected TV sound standard. See Table 22.					
coleite				Ta	able 22: TV Sou	und Standards			
	System		Sound Hz)	MONO_SID [1:0]	LDK_SW	DK_DEV [1:0]	Stereo Sound (MHz)	STEREO_SID [1:0]	
	M/N	4.5 (F	M 27k)	00	Χ	XX	4.724 (Zweiton A2+)	00	
	B/G 5.5 (FM 50k)	5.5 (FM 50k) 01	Х	XX	5.85 (NICAM 40%)	00			
	Б/G	5.5 (1	IVI SUK)	O1	Х	XX	5.742 (Zweiton A2)	01	
	Ī	6.0 (F	M 50k)	10	Х	XX	6.552 (NICAM 100%)	00	



		a
Table 22:	IV Sound	Standards

System	Mono Sound (MHz)	MONO_SID [1:0]	LDK_SW	DK_DEV [1:0]	Stereo Sound (MHz)	STEREO_SID [1:0]
L	6.5 (AM)		1	XX	5.85 (NICAM 40%)	00
	6.5 (FM 50k)			00		00
D/K	6.5 (FM 200k)		0	01	5.85 (NICAM 40%)	
D/K	6.5 (FM 350k)		0	10		
	6.5 (FM 500k)	111		11		
		k)	0	XX	5.85 (NICAM 40%)	00
D/K1/K2/	C F (FM FOL)		0	XX	6.258 (Zweiton A2*)	01
K3	6.5 (FM 50k)		0	XX	6.742 (Zweiton A2*)	10
			0	XX	5.742 (Zweiton A2*)	11

9.12 Smart Volume Control

SVC_SEL SVC Selection for Loudspeaker/Headphone Register

Address (hex): 59h

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	0	0	SVC_SW

Bit Name	Reset	Function
Bit[7:1]	0000000	Reserved
SVC_SW	0	Smart Volume Control Selection 0: SVC selection on Loudspeaker path 1: SVC selection on Headphone path

SVC_CTRL SVC Control Register

Address (hex): 5Ah

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SVC_ON	SVC_TI	ME[1:0]			SVC_REF[4:0]		

Bit Name	Reset	Function			
SVC_ON	0	Smart Volume Control Mode Select			
		Prescaling (Prevents internal clipping) Automatic Level Regulation (Automatically regulates the selected sound source)			

Bit Name	Reset	Function
SVC_TIME[1:0]	10	Defines the constant time of the gain loop.
		Time Constant for 6 dB Amplification 00: 16 s (Default) 01: 8 s 10: 4 s 11: 2 s
SVC_REF[4:0]	00000	Smart Volume Control Reference Level Select If SVC_ON = 0, this value defines the prescaling gain ranging from -30 dB to +15.5 dB. If SVC_ON = 1, this value defines the output reference level of the regulation ranging from -2.5 dB down to -30 dB. The SVC output level must be adjusted to avoid internal clipping due to post-processing with amplification, i.e. ST/SRS TM Surround Sound (+9 dB max), Equalizer or Bass/Treble (+12 dB max) and Loudness (+6 dB max). Programmable values are listed in Table 23.

Table 23: SVC Bit Values

SVC_0	ON = 0	SVC_0	ON = 1
SVC_REF[4:0]	REF_LEVEL (dB)	SVC_REF[4:0]	REF_LEVEL (dB)
> 00101	Reserved	> 00101	Reserved
00101	+15.5	00101	-12
00100	+12	00100	-12
00011	+9.5	00011	-12
00010	6	00010	-12
00001	3.5	00001	-12
00000 (Default)	0	00000	-12
11111	-2.5	11111 ¹	-2.5
11110	-6	11110 ¹	-6
11101	-8.5	11101	-8.5
11100	-12	11100	-12
11011	-14.5	11011	-14.5
11010	-18	11010	-18
11001	-20.5	11001	-20.5
11000	-24	11000	-24
10111	-26.5	10111	-26.5
10110	-30	10110	-30
<10110	Reserved	< 10110	Reserved

Note: 1 When the SVC is in Automatic mode (SVC_ON = 1), internal clipping may occur with a high reference level (REF_LEVEL = -2.5 or -6 dB). The maximum recommended value is -8.5 dB.

² A mute of the corresponding audio output is recommended before switching ON/OFF. A gain discontinuity may create annoying audible plops.

9.13 Surround

LS_SRD_CTRL Loudspeaker Surround Control Register

Address (hex): 5Bh

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SRD_ON	0	0	0	0	SRD_SEL	SRD_STEREO	STS_MODE

Bit Name	Reset	Function
SRD_ON	0	Surround Sound Enable
		0: Surround Sound is disabled 1: Surround Sound is enabled
Bits[6:3]	0000	Reserved
SRD_SEL	0	Surround Sound Select
		0: ST WideSurround Sound (Default) 1: SRS™ Surround Sound. This option is only available if the SRS_ON bit in register CUT_ID is set. (STV8226/36 only)
SRD_STEREO	0	Surround Sound Stereo Mode
		0: Surround Sound in Mono mode (Default) 1: Surround Sound in Stereo mode
STS_MODE	0	ST WideSurround Sound Mode Selection for Stereo Source Only
		The ST_ID bit in register AUTO_STAT must be set.
		0: ST WideSurround Sound Movie mode (Default) 1: ST WideSurround Sound Music mode

LS_STS_GAIN Loudspeaker ST WideSurround Gain Register

Address (hex): 5Ch

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

STS_GAIN[7:0]

Bit Name	Reset		Function						
STS_GAIN[7:0]	10000000	Defines the ST WideS	Defines the ST WideSurround Sound component gain in linear scale.						
			Level (%)		Level (%)				
		1000 0000 (Default)	100%	0000 0100	3.1%				
		0111 1111	99.2%	0000 0011	2.3%				
		0111 1110	98.4%	0000 0010	1.6%				
		0111 1101	97.6%	0000 0001	0.8%				
				0000 0000	0%				

LS_STS_FREQ

Loudspeaker ST WideSurround Sound Frequency

Address (hex): 5Dh

Type: R

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	BASS_F	REQ[1:0]	MEDIUM_	FREQ[1:0]	TREBLE_	FREQ[1:0]

Bit Name	Reset	Function
Bits[7:6]	00	Reserved.
BASS_FREQ[1:0]	01	Defines the bass frequency effect for ST WideSurround Sound. Programmable values are listed in Table 24.
MEDIUM_FREQ[1:0]	01	Defines the medium frequency effect for ST WideSurround Sound in Movie or Mono mode (no effect in Music mode). Programmable values are listed in Table 24.
TREBLE_FREQ[1:0]	01	Defines the treble frequency effect for ST WideSurround Sound in Movie or Mono mode (no effect in Music mode). Programmable values are listed in Table 24.

Table 24: Phase Shifter Center Frequencies

	Pha	se Shifter Center Frequency			
	BASS_FREQ[1:0]	MEDIUM_FREQ[1:0]	TREBLE_FREQ[1:0]		
00	40 Hz	202 Hz	2 kHz		
01 (Default)	90 Hz	416 Hz	4 kHz		
10	120 Hz	500 Hz	5 kHz		
11	160 Hz	588 Hz	6 kHz		

LS_SRS_SPACE Loudspeaker SRS™ Surround Sound Space Effect

Address (hex): 5Eh

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

SRS_SPACE[7:0]

Bit Name	Reset	Function			
SRS_SPACE[7:0]	10000000	Defines the gain of the	e SRS™ Surround	l component (in linear scale	e).
			Level (%)		Level (%)
		1000 0000 (Default)	100%	0000 0100	3.1%
		0111 1111	99.2%	0000 0011	2.3%
		0111 1110	98.4%	0000 0010	1.6%
		0111 1101	97.6%	0000 0001	0.8%
				0000 0000	0%

LS_SRS_CENTER **Loudspeaker SRS™ Surround Sound Center Effect**

Address (hex): 5Fh

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

SRS_CENTER[7:0]

Bit Name	Reset			Function	
SRS_CENTER	10000000	Defines the gain of the	SRS™ Center c	omponent (in linear scale	e).
[7:0]			Level (%)		Level (%)
		1000 0000 (Default)	100%	0000 0100	3.1%
		0111 1111	99.2%	0000 0011	2.3%
		0111 1110	98.4%	0000 0010	1.6%
		0111 1101	97.6%	0000 0001	0.8%
				0000 0000	0%
9.14 5- Ban LS_EQ	id Equali _CTRL		er Equalizer	Control Register	oducito
Address (hex): 60h				leile	
Type: R/W			C	Olo	

9.14 5- Band Equalizer

LS_	EQ_CIRL	Loue	uspeaker	Equalizer Cor	itroi Registe	er .		
Address (hex): 6	60h				eje			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
EQ_ON	0	0	0	0	0	0	0	Ī

Bit Name	Reset	Function
EQ_ON		5-Band Equalizer Enable 0: 5-Band Equalizer is disabled 1: 5-Band Equalizer is enabled (Default)
Bits[6:0]	000000	Reserved.
osolet.		

LS_EQ_BAND[1:5] Loudspeaker Equalizer Gain

Address (hex): 61h to 65h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	0	0		EQ_BAND1_GAIN[4:0] (S)				
0	0	0	EQ_BAND2_GAIN[4:0] (S)					
0	0	0	EQ_BAND3_GAIN[4:0] (S)					
0	0	0	EQ_BAND4_GAIN[4:0] (S)					
0	0	0	EQ_BAND5_GAIN[4:0] (S)					

Bit Name	Reset	Function
Bits[7:5]	000	Reserved.
		Band Gain Adjustment within a range from -12 dB to +12 dB in steps of 1 dB.
EQ_BAND1_GAIN[4:0] EQ_BAND2_GAIN[4:0] EQ_BAND3_GAIN[4:0] EQ_BAND4_GAIN[4:0] EQ_BAND5_GAIN[4:0]	00000 00000 00000 00000	BAND1 = Bass (Centered 100 Hz) BAND2 = Bass-Medium (Centered 330 Hz) BAND3 = Medium (Centered 1 kHz) BAND4 = Treble-Medium (Centered 3.3 kHz BAND5 = Treble (Centered 6.6 kHz)

Table 25: Loudspeaker/Headphone Equalizer Gain Values

	Value	Gain G (dB)
	01100	+12
	01011	+11
	01010	+10
	(C)	
	00000 (Default)	0
240		
SY.	10110	-10
i e i e	10101	-11
Ole	10100	-12
Opso		

Register List STV82x6

9.15 Loudness/Bass & Treble

LS_LOUD Loudspeaker Loudness Control Register

Address (hex): 66h

Type: R/W

 Bit 7
 Bit 6
 Bit 5
 Bit 4
 Bit 3
 Bit 2
 Bit 1
 Bit 0

 LOUD_ON
 LOUD_TH[2:0]
 LOUD_FREQ
 LOUD_GHR[2:0]

Bit Name	Reset	Function				
LOUD_ON	0	Loudness Enable				
		0: Loudness disabled 1: Loudness enabled				
LOUD_TH[2:0]	000	Loudness Threshold				
		Programmable values are listed in Table 26.				
LOUD_FREQ	0	Bass Cut-off Frequency Select				
		0: 40 Hz bass cut-off frequency (Normal mode) 1: 120 Hz bass cut-off frequency (Bass Amplified mode)				
LOUD_GHR[2:0]	010	Loudness Maximum Treble Gain				
		Programmable values are listed in Table 26.				

Table 26: Loudness Control Values

	Bitfield Value	Threshold (dB) LOUD_TH[2:0]	Max. Treble Gain (dB) LOUD_GHR[2:0]
	000	0 (Default)	0
	001	-6	3
	010	-12	6 (Default)
	011	-18	9
	100	-24	12
io.	101	-30	15
Ole.	110	-36	18
5	111	-42	Reserved

HP_BT_CTRL Headphone Bass/Treble Control

Address (hex): 71h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BT_ON	0	0	0	0	0	0	0

Bit Name	Reset	Function		
BT_ON	0	Headphone Bass/Treble Enable 0: Headphone Bass/Treble disabled 1: Headphone Bass/Treble enabled		
Bit [6:0]	0	Reserved.		

HP_BASS_GAIN Headphone Bass Gain

Address (hex): 72h

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
0	0	0		BASS_GAIN[4:0]					

Bit Name	Reset	Function
Bits[7:5]	000	Reserved
BASS_GAIN[4:0]	00000	Gain Tuning of Headphone Bass Frequency Gain may be programmed within a range between +12 dB and -12 dB in steps of 1 dB. Programmable values are listed in Table 25.

HP_TREBLE_GAIN Headphone Treble Gain hex): 73h

Address (hex): 73h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	(2)	TREBLE_GAIN[4:0]			

Bit Name	Reset	Function
Bits[7:5]	000	Reserved
TREBLE_GAIN [4:0]	00000	Gain Tuning of Headphone Treble Frequency Gain may be programmed within a range between +12 dB and -12 dB in steps of 1 dB. Programmable values are listed in Table 25.

Volume/Balance Control Registers 9.16

Loudspeaker Volume Control Register LS_VOL_CTRL

Address (hex): 67h

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	0	0	BAL_MODE

Bit Name	Reset	Function
Bits[7:1]	000000	Reserved.
BAL_MODE	1	0: Independent mode. 1: Differential mode (Default)

Headphone Volume Control Register HP_VOL_CTRL

		1: Differential mo	: Differential mode (Default)				
HP_VOL_CTRL Headphone Volume Control Register							
	Address (hex): 75h						
Type: R/W							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	0	0	BAL_MODE

Bit Name	Reset	Function
Bits[7:1]	000000	Reserved.
BAL_MODE	1	0: Independent mode. 1: Differential mode (Default)

LS_CVOL LS VOL

Loudspeaker Common Volume Control Register Loudspeaker Left Volume Control Register

Address (hex): 68h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
) -			CVOL[7:0] /	VOL_L[7:0]			

Bit Name	Reset	Function
CVOL[7:0]	00000000	Loudspeaker Common Volume
		Volume may be programmed within a range between 0 dB and -96 dB in steps of 0.375 dB. Programmable values are listed in Table 27.

Bit Name	Reset	Function
VOL_L[7:0]	00000000	Loudspeaker Left Volume
		Volume may be programmed within a range between 0 dB and -96 dB in steps of 0.375 dB. Programmable values are listed in Table 27.

HP_CVOL_L

Headphone Common Volume Control Register Headphone Left Volume Control Register

Address (hex): 76h

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

CVOL[7:0] / VOL_L[7:0]

Bit Name	Reset	Function
CVOL[7:0]	00000000	Headphone Common Volume Volume may be programmed within a range between 0 dB and -96 dB in steps of 0.375 dB. Programmable values are listed in Table 27.
VOL_L[7:0]	00000000	Headphone Left Volume Volume may be programmed within a range between 0 dB and -96 dB in steps of 0.375 dB. Programmable values are listed in Table 27.

Table 27: Common or Left Volume Control Values

	Register Value	Volume Level (dB)
	1111 1111	0 (1 V _{RMS})
	1111 1110	-0.375
_	1111 1101	-0.75
000		
Plo	1000 0000 (Default)	-48
*8		
9/6/	0000 0010	-94.50
1.50"	0000 0001	-95.25
Obs	0000 0000	-95.625

Register List STV82x6

LS_BAL LS_VOL_R

Loudspeaker Balance Control Register Loudspeaker Right Volume Control Register

Address (hex): 69h

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

BAL[7:0] / VOL_R[7:0]

Bit Name	Reset	Function
BAL[7:0]	00000000	Loudspeaker Differential Balance In Differential mode, the balance may be programmed in steps of 0.75 dB. Programmable values are listed in Table 28.
VOL_R[7:0]	00000000	Loudspeaker Right Volume Control In Independent mode, the volume may be programmed within a range between 0 dB and -96 dB in steps of 0.375 dB. Programmable values are listed in Table 29.

HP_BAL Headphone Balance Control Register
HP_VOL_R Headphone Right Volume Control Register

Address (hex): 77h

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

BAL[7:0] / VOL_R[7:0]

Bit Name	Reset	Function
BAL[7:0]	00000000	Headphone Differential Balance
		In Differential mode, the balance may be programmed in steps of 0.75 dB. Programmable values are listed in Table 28.
VOL_R[7:0]	00000000	Headphone Right Volume Control
_x(SX	In Independent mode, the volume may be programmed within a range between 0 dB and -96 dB in steps of 0.375 dB. Programmable values are listed in Table 29.

Table 28: Differential Balance Control Values

Register Value	Left/Common Level		Right/Common Level	
0111 1111 (7Fh)	-95.25 dB	0.78%	0 dB	100%
0111 1110	-94.50 dB	0.56%	0 dB	100%
0111 1101	-93.75 dB	2.34%	0 dB	100%
0000 0000 (Default)	0 dB	100%	0 dB	100%

Table 28: Differential Balance Control Values

Register Value	Left/Common Level		Right/Common Level	
1000 0010	0 dB	100%	-94.50 dB	1.56%
1000 0001	0 dB	100%	-95.25 dB	0.78%
1000 0000 (80h)	0 dB	100%	-96.00 dB	0.00%

Table 29: Right/Left Volume Control Values

Register Value	Volume Level (dB)
1111 1111	0 (1 V _{RMS})
1111 1110	-0.375
1111 1101	-0.75
1000 0000 (Default)	-48
0000 0010	-94.50
0000 0001	-95.25
0000 0000	-95.625
Subwoofer Gain	Dipsole II

9.17 Subwoofer

SW_GAIN Subwoofer Gain

Address (hex): 6Ah

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

SW_GAIN[7:0]

Bit Name	Reset	Function
SW_GAIN[7:0]	10000000	Subwoofer Gain
202		Gain may be programmed within a range between 0 dB and -96 dB in steps of 0.375 dB. Programmable values are listed in Table 27.

Register List STV82x6

SW_BAND

Subwoofer Bandwidth Control

Address (hex): 6Bh

Type: R/W

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	0	0	0	0	SW_FREQ[2:0]			

Bit Name	Reset		Function			
Bits[7:3]	00000	Reserved.				
SW_FREQ[2:0]	011	Cut-off frequency tuning for	ut-off frequency tuning from 50 Hz to 400 Hz in steps of 50 Hz			
		000: 50 Hz 001: 100 Hz 010: 150 Hz 011: 200 Hz (Default)	100: 250 Hz 101: 300 Hz 110: 350 Hz 111: 400 Hz			

9.18 **Beeper**

BEEPER_CTRL **Beeper Control**

			001: 100 Hz 010: 150 Hz 011: 200 Hz (Defa	ault)	110: 350 Hz 110: 350 Hz 111: 400 Hz			
9.18	Beep	per					AUC	ilel
	BEEF	PER_CTRL	Веер	er Contr	rol	0	100,	
Address	(hex): 79	h				*6 '		
Type: R/	W					16/		
Bit	7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LS_BEE	EP_ON F	IP_BEEP_ON	BEEP_MODE	0	0	0	BEEP_DUI	RATION[1:0]
			<u> </u>					

Bit Name	Reset	Function
LS_BEEP_ON	0	Loudspeaker Beeper Enable 0: Loudspeaker beeper muted (Default) 1: Loudspeaker beeper enabled (Start pulse and automatic reset in Pulse mode)
HP_BEEP_ON	0	Headphone Beeper Enable 0: Headphone beeper muted (Default) 1: Headphone beeper enabled (Start pulse and automatic reset in Pulse mode)
BEEP_MODE	0	Beeper Mode Select 0: Pulse mode (for Beep applications - Default) 1: Continuous mode (for Alarm application)s
Bit[4:0]	000	Reserved.
BEEP_DURATION[1:0]	00	Defines the duration of the beeper (for Pulse mode only). 00: 0.128 s 01: 0.256 s. 10: 0.512 s. 11: 1.024 s.

BEEPER_TONE Beeper Tone Control

Address (hex): 7Ah

Type: R/W

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0


BEEP_FREQ[2:0] BEEP_VOL[4:0]


Bit Name	Reset		Function
BEEP_FREQ[2:0]	011	Defines the frequency of t	he beeper tone from 62.5 Hz to 8 kHz in octaves
		000: 62.5 Hz	100: 1 kHz
		001: 125 Hz 010: 250 Hz	101: 2 kHz 110: 4 kHz
		011: 500 Hz (Default)	111: 8 kHz
BEEP_VOL[4:0]	10000	Defines the Beeper volum	e from 0 to -93 dB in steps of 3 dB.
		11111: 0 dB (1 V _{RMS})	16
		11110: -3 dB 11101: -6 dB	00011: -84 dB 00010: -87 dB
		 10000: -48 dB (Default)	00001: -90 dB 00000: -93 dB
	P'	oductis	ObsoletePro





10 Input/Output Groups

Pin numbers apply to SDIP package only.









Obsolete Product(s). Obsolete Product(s)

11 Electrical Characteristics

A 10 $k\Omega$ load is applied to all outputs.

11.1 Absolute Maximum Ratings

Symbol	Parameter	Value	Units
DV _{DD}	Digital Supply Voltage (V _{DD1} , V _{DD2} , V _{DDP})	4.6	V
HV _{DD}	Analog Supply High Voltage (V _{DDH})	9.5	V
V _{ESD}	Capacitor 100 pF discharged via 1.5 kΩ serial resistor (Human Body Model)	±4	kV
T _{OPER}	Operating Ambient Temperature	0, +70	°C
T _{STG}	Storage Temperature	-55 to +150	°C

Note: Analog supply voltages (V_{DDIF} V_{DDC} and V_{DDA}) are regulated by internal circuits. For more information, refer to Section 7.1: Supply Voltages.

11.2 Thermal Data

Symbol	Parameter	S.	Value	Units
R _{thJA}	Junction-to-Ambient Thermal Resistance	SDIP56 TQFP80	40 42	°C/W

11.3 Supply

Test Conditions: $T_{OPER} = 25^{\circ}$ C, $V_{DDH} = 8$ V, V_{DDA} is supplied by 8 V via 330 Ω V_{DDIF} is connected to V_{DDC} and is supplied by 5 V via 22 Ω and DV_{DD} (V_{DD1} , V_{DD2} and V_{DDP}) is supplied by 5 V via an external ballast transistor. For more information, refer to Figure 4 on page 7.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
DV _{DD}	Digital Supply Voltage (V _{DD1} , V _{DD2} , V _{DDP})		3.0	3.3	3.6	V
HV _{DD}	Analog Supply High Voltage (V _{DDH})		7.6	8.0	8.4	V
AV_{DD}	Analog Supply Voltage (V _{DDIF} V _{DDC} , V _{DDA})		3.0	3.3	3.6	٧
I _{VDD}	V _{DD} Current Consumption (V _{DD1} , V _{DD2} , V _{DDP})		130	160	190	mA
I _{VDDIF} I _{VDDC}	V _{DDIF} Current Consumption (V _{DDIF} V _{DDC})		60	75	85	mA
I _{VDDA}	V _{DDA} Current Consumption		7	12	18	mA
lvoou	V _{DDH} Current Consumption	5.0 V		15		mA
IVDDH	*DDH carron consumption	8.0 V	15	25	35	IIIA

11.4 Crystal Recommendations

Symbol	Parameter	Min.	Тур.	Max.	Units
F _P	Crystal Parallel Resonance Frequency (at 22 pF load capacitor)		27		MHz
DF/F _P	Frequency Tolerance at 25 °C	-50		+50	ppm
DF/F _T	Frequency Stability versus Temperature within a range from 0 to 70 °C	-50		+50	ppm
C1	Motional Capacitor	8			fF
R _S	Serial Resistance			50	Ω
C _S	Shunt Capacitance			7	pF

11.5 Analog Sound IF Signal Recommendations

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
F _{SIF}	SIF Carrier Frequency		4	. (8	MHz
R _{INSIF}	SIF Input Resistance		4.5	6	7.5	kΩ
DC _{INSIF}	SIF Input DC Level		CO	1.47		٧
C _{INSIF}	SIF Input Capacitance	X			15	pF
FM Carrier		10,10				
VSIF _{FM}	SIF Input Level for FM Carrier	c0/6	0.02		1.6	V _{PP}
DEV _{FM}	FM Deviation	FM50k (Standard)	±15	±50	±125	
		FM200k (DK only)		±200		kHz
		FM350k (DK only)		±350		KI IZ
	*(5)	FM500k (DK mono only)		±500		
DFSIF _{FM}	SIF Carrier Accuracy for FM	Standard (FM50k)		±1	±5	kHz
	0100io.	Shifted Standard (FM50k with DCO compensation)			±120	kHz
R _{FM1/FM2}	Carrier Ratio FM1/FM2 for A2 System			7		dB
R _{FM/QPSK}	Carrier Ratio FM/QPSK for NICAM System			13		dB
AM Carrier						
VSIF _{AM}	SIF Input Level for AM Carrier (Unmodulated)		0.04		0.8	V _{PP}
DEV _{AM}	Modulation Depth for AM		0		100	%
DFSIF _{AM}	SIF Carrier Accuracy for AM			±1	±5	kHz
R _{AM/QPSK}	AM/QPSK Carrier Ratio for NICAM System			17		dB



11.6 SIF to LS/HP/SCART Path Characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
FM Demod	ulation					
BAND _{FM}	Frequency Response	20Hz - 15kHz	-1.5		+1.5	dB
SNR _{FM}	Signal to Noise	RMS unweighted, 20Hz-15kHz, Standard B/G 50 kHz FM Deviation,1kHz		70		dB
THD _{FM}	Total Harmonic Distortion	LS Output 0.7 V _{RMS}			0.1	%
SEP _{FM}	Stereo Channel Separation	RMS Standard B/G stereo A2, 50 kHz FM deviation, 1 kHz		45		dB
XTALK _{FM}	Dual Channel Crosstalk	RMS Standard B/G dual mono A2, 50 kHz FM deviation, 1 kHz		80		dB
NICAM Der	nodulation				10	
BAND _{NIC}	Frequency Response	20Hz - 15kHz	-1.0	.(+1.0	dB
SNR _{NIC}	Signal to Noise	RMS unweighted, 20Hz-15kHz, Standard B/G mono NICAM,1 kHz		72		dB
THD _{NIC}	Total Harmonic Distortion	LS Output 0.7 V _{RMS}	OYC	0.1		%
SEP _{NIC}	Stereo Channel Separation	RMS Standard B/G stereo NICAM, 1 kHz		80		dB
XTALK _{NIC}	Dual Channel Crosstalk	RMS Standard B/G dual mono NICAM, 1 kHz		80		dB
AM Demod	ulation	002				
BAND _{AM}	Frequency Response	20 Hz - 15 kHz	-1.0		+1.0	dB
SNR _{AM}	Signal to Noise	RMS unweighted 2 0Hz-15 kHz, Standard L, 54% AM Depth, 1 kHz		50		dB
THD _{AM}	Total Harmonic Distortion	LS Output 0.7 V _{RMS}		0.6		%

11.7 SCART to SCART Analog Path Characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Analog-to-Ana	log (Through mode)					<u>I</u>
R _{INSCART}	SCART Input Resistance		24	30	40	kΩ
R _{OUTSCART}	Output Resistance for SCARTs		250	300	450	Ω
VDC _{INSCART}	SCART Input DC Level			2.55		V
VDC _{OUTSCART}	SCART Output DC Level	VDDH = 5 V VDDH = 8 V		2.20 3.40		V
Clipping	THD	V _{IN} = 2 V _{RMS} at 1 kHz for VDDH = 8 V		0.1	0.5	%
THD	Total Harmonic Distortion	V_{IN} = 1.00 V_{RMS} at 1 kHz for VDDH = 5 V V_{IN} = 1.75 V_{RMS} at 1 kHz for VDDH = 8 V		0.0125 0.0125	0.03 0.05	%

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
SNR	Signal to Noise Ratio	20 to 20 kHz Bandwidth, RMS unweighted V_{IN} = 1.00 V_{RMS} for VDDH = 5 V V_{IN} = 1.75 V_{RMS} for VDDH = 8 V	75 80	85 90		dB
BAND	Frequency Response	20 Hz to 20 kHz	-0.5		0.5	dB
XTALK _{L/R}	Left/Right Crosstalk	1.4 V _{RMS} @ 1 kHz on ref signal, the other one grounded	70	75		dB
XTALK _{IN1/2}	Audio Crosstalk from Input Channel 1 to Input Channel 2	1.4 V _{RMS} @ 1 kHz on ref signal, all other inputs grounded	80	85		dB
XTALK _{OUT1/2}	Audio Crosstalk from Output Channel 1 to Output Channel 2	1.4 V _{RMS} @ 1 kHz on reference output, signal on a single input, all other inputs grounded	80	85		dB

11.8 SCART to I2S Output Path (via ADC) Characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Clipping	THD	V_{IN} = 1 V_{RMS} at 1 kHz for VDDH = 5 V V_{IN} = 2 V_{RMS} at 1 kHz for VDDH = 8 V	0	0.5 0.2	2.0 2.0	%
THD	Total Harmonic Distortion	V_{IN} = 0.90 V_{RMS} at 1 kHz for VDDH = 5 V V_{IN} = 1.75 V_{RMS} at 1 kHz for VDDH = 8 V		0.03 0.03	0.05 0.05	%
SNR	Signal to Noise Ratio	20 to 15 kHz Bandwidth, RMS unweighted V_{IN} = 0.90 V_{RMS} for VDDH = 5 V V_{IN} = 1.75 V_{RMS} for VDDH = 8 V	70 70	74 74		dB
BAND	Frequency Response	20 Hz to 15 kHz	-0.5		0.5	dB

11.9 MONOIN to ADC and I2S Output Path Characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
R _{INMONOIN}	MONO Input Resistance		15	22	30	kΩ
VDC _{INMONOIN}	MONO Input DC Level			1.45		V
THD	Total Harmonic Distortion	V _{IN} = 0.45 V _{RMS} at 1 kHz		0.03	0.05	%
SNR	Signal to Noise Ratio	20 to 15 kHz Bandwidth, RMS unweighted $V_{\rm IN}$ = 0.45 $V_{\rm RMS}$	70	74		dB
BAND	Frequency Response	20 Hz to 15 kHz	-0.5		0.5	dB

11.10 I2S to LS/HP/SW Path Characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
HOUTMAIN	Output Resistance for Main Outputs	LSL, LSR, SW, HPL and HPR pins		5	30	Ω
VDC _{OUTMAIN}	MAIN Output DC Level			2.20		٧



Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
THD	Total Harmonic Distortion	90% Full-scale Range at 1 kHz		0.025	0.050	%
SNR	I Signal to Noise Ratio	20 to 15 kHz Bandwidth, RMSunweighted, 90% Full-scale Range	72	76		dB
V _{OUTAMP}	MAIN Output Amplitude	90% Full-scale Range at 1 kHz	0.800	0.875	0.950	V _{RMS}

11.11 I2S to SCART Path Characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
THD	Total Harmonic Distortion	90% Full-scale Range at 1 kHz		0.025	0.100	%
SNR	I Signal to Noise Ratio	20 Hz to 15 kHz Bandwidth unweighted, 90% Full-scale Range	72	76		dB
V _{OUTAMP}	MAIN Output Amplitude	90% Full-scale Range at 1 kHz, VDDH = 8V	1.60	1.75	1.90	V_{RMS}

11.12 Loudspeaker and Headphone Volume Control Characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
VOL_MIN	Maximum Attenuation	I2S to DAC at 1 kHz with 1 active channel	82	90		dB
VOL_DNL	Maximum Non-Linearity Step to Step	Volume Control Range of 0 dB to 72 dB		0.1	0.3	dB

11.13 MUTE Performance

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
	DAC Mute	I2S to DAC at 1 kHz with 1 active channel	85	95		
	ISCART Mule	1.4 V _{RMS} @ 1 kHz on ref signal, all other inputs grounded	78	81		

11.14 Digital I/Os


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V _{IL}	Low Level Input Voltage				0.5	V
V _{IH}	High Level Input Voltage		2.0			V
I _{IN}	Input Current				1	μА

11.15 I2C Bus Interface

Symbol	Parameter	Min.	Тур.	Max.	Units
SCL					
V _{IL}	Input Voltage Low Level	0		0.7	V
V _{IH}	Input Voltage High Level	3		V _{DD}	V
V_{OL}	Low Output Voltage (I _{OL} = 3 mA)	0		0.8	٧
f _{SCL}	SCL Clock Frequency			400	kHz
t _r , t _f	Input Rise/Fall Times (10 to 90%)			0.8	μs
I _{I(L)}	Input Leakage Current (V _I = 5.5 V)			10	μА
Cı	Input Capacitance			10	pF
SDA					
V _{IL}	Input Voltage Low Level	0		0.7	V
V _{IH}	Input Voltage High Level	3		V _{DD}	V
t _r , t _f	Input Rise/Fall Times (10 to 90%)		90	0.8	μs
I _{I(L)}	Input Leakage Current (V _I = 5.5 V with Output Off)	Oll)	10	μА
V _{OL}	Low Output Voltage (I _{OL} = 3 mA)	0		0.8	V
t _{fo}	Output Fall Time between 3 V and 1 V			0.6	μs
C _L	Load Capacitance			400	pF
I _{ACK}	Maximum Sink Current			3	mA
TIMING					
t _{LOW}	Low Period	1			μs
t _{HIGH}	High Period	1			μs
t _{SU, DAT}	Data Setup Time	250			ns
t _{HD, DAT}	Data Hold Time	250			ns
t _{SU, STOP}	Stop Setup Time from Clock High		1		μs
t _{BUF}	Start Setup Time following a Stop		1		μs
t _{HD,} STA	Start Hold Time		1		μs
t _{SU, STA}	Start Setup Time following Clock Low to High Transition		1		μs




Figure 19: Serial Bus Timing



Obsolete Product(s). Obsolete Product(s)

12 Package Mechanical Data

Figure 20: 56-Pin Shrink Plastic Dual In Line Package, 600-mil Width



Dim.	mm			inches		
				3/8		
Α			6.35			0.250
A1	0.38		200	0.015		
A2	3.18		4.95	0.125		0.195
b		0.41			0.016	
b2		0.89			0.035	
С	0.20	(C//	0.38	0.008		0.015
D	50.29	70,	53.21	1.980		2.095
E	010	15.01			0.591	
E1	12.32		14.73	0.485		0.580
е	(6)	1.78			0.070	
eA		15.24			0.600	
eB			17.78			0.700
) L	2.92		5.08	0.115		0.200

Figure 21: 80-Pin Thin Plastic Quad Flat Package

Dim.	mm			inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.60			0.063
A1	0.05		0.15	0.002		0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
b	0.22	0.32	0.38	0.009	0.013	0.015
С	0.09	10,0	0.20	0.004		0.008
D	~40	16.00			0.630	
D1	01	14.00			0.551	
E	.0	16.00			0.630	
E1 \ C		14.00			0.551	
e		0.65			0.026	
V −K	0°	3.5°	0.75°	0°	3.5°	0.75°
) L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1.00			0.039	

STV82x6 Revision History

13 Revision History

Date	Revision	Modification
10 Jan 2003	2.0	First Release
7 May 2003	2.1	Modification to Table 6: Volume/Balance Control Registers on page 21.
14 May 2004	2.2	Addition of pin 12 (TQFP80) to Table 2. Updated Figure 6.
25 Feb 2005	3	Modification of CETH (20h) register recommended value.



Index

Α	М	
Analog Power Supply29	Mute Control	21
Analog-to-Digital Conversion	0	
Automatic Overmodulation Detection	Output Audio Matrixing	26
В	P	
	Peak Detector	
Balance Control	Peak Level Detector	
Bass Control	Philips Mode	
Beeper22	Power Supplies	29
С	S	
Clock16	Signal to Noise	88
Clock System Output28	Smart Volume Control	18
	Sony Mode	
D	Sound IF Signal	
Di II I D	SRS 3D Surround	
Digital Power Supply29	ST Wide Surround	
Digital Stereo Output28	Stereo Flag	
н	Supply Voltages	29
	<u>Т</u>	
Headphone Detection Mode21	Tatal Hammania Diatantian	0.0
*(2)	Total Harmonic Distortion Treble Control	
	Treble Control	18
I2C Address31	V	
12528	William Deciliates	00
Independent Mute Control	Volume Control	
Input Audio Matrixing26	Volume Control	20
L	W	
Loudness Control22	Word Selection Polarity	28

47/

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com

