



ALPHA & OMEGA
SEMICONDUCTOR

AO4840E
40V Dual N-Channel AlphaMOS

General Description

- Advanced trench technology
- Low $R_{DS(ON)}$
- Low Gate Charge
- ESD protected
- RoHS and Halogen-Free Compliant

Applications

- Buck Converter
- DC motor drive
- Load switch

Product Summary




V_{DS}	40V
I_D (at $V_{GS}=10V$)	6A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 28mΩ
$R_{DS(ON)}$ (at $V_{GS}=4.5V$)	< 35mΩ

Typical ESD protection **HBM Class 2**

100% UIS Tested
100% R_g Tested



SOIC-8



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AO4840E	SO-8	Tape & Reel	3000

Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	6	A
$T_A=70^\circ\text{C}$		5	
Pulsed Drain Current ^C	I_{DM}	30	
Avalanche Current ^C	I_{AS}	14	A
Avalanche energy $L=0.1\text{mH}$ ^C	E_{AS}	10	mJ
V_{DS} Spike	V_{SPIKE}	48	V
Power Dissipation ^B	P_D	2	W
$T_A=70^\circ\text{C}$		1.2	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	R_{0JA}	48	62.5	°C/W
Maximum Junction-to-Ambient ^{A,D} Steady-State		74	90	°C/W
Maximum Junction-to-Lead	R_{0JL}	32	40	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{ID}=250\mu\text{A}, \text{V}_{\text{GS}}=0\text{V}$	40			V
I_{DSS}	Zero Gate Voltage Drain Current	$\text{V}_{\text{DS}}=40\text{V}, \text{V}_{\text{GS}}=0\text{V}$ $\text{T}_J=55^\circ\text{C}$		1	5	μA
I_{GSS}	Gate-Body leakage current	$\text{V}_{\text{DS}}=0\text{V}, \text{V}_{\text{GS}}=\pm20\text{V}$			±10	μA
$\text{V}_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_{\text{D}}=250\mu\text{A}$	1.7	2.1	2.6	V
$\text{R}_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_{\text{D}}=6\text{A}$ $\text{T}_J=125^\circ\text{C}$	23	28	39	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_{\text{D}}=5\text{A}$	28	35	47	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_{\text{D}}=6\text{A}$		29		S
V_{SD}	Diode Forward Voltage	$\text{I}_{\text{S}}=1\text{A}, \text{V}_{\text{GS}}=0\text{V}$		0.75	1	V
I_{S}	Maximum Body-Diode Continuous Current				3	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$\text{V}_{\text{GS}}=0\text{V}, \text{V}_{\text{DS}}=20\text{V}, \text{f}=1\text{MHz}$		520		pF
C_{oss}	Output Capacitance			65		pF
C_{rss}	Reverse Transfer Capacitance			32		pF
R_{g}	Gate resistance	$\text{f}=1\text{MHz}$	2	4.2	6.5	Ω
SWITCHING PARAMETERS						
$\text{Q}_{\text{g}}(10\text{V})$	Total Gate Charge	$\text{V}_{\text{GS}}=10\text{V}, \text{V}_{\text{DS}}=20\text{V}, \text{I}_{\text{D}}=6\text{A}$		9	15	nC
$\text{Q}_{\text{g}}(4.5\text{V})$	Total Gate Charge			4.5	10	nC
Q_{gs}	Gate Source Charge			2		nC
Q_{gd}	Gate Drain Charge			1.5		nC
$\text{t}_{\text{D}(\text{on})}$	Turn-On DelayTime	$\text{V}_{\text{GS}}=10\text{V}, \text{V}_{\text{DS}}=20\text{V}, \text{R}_{\text{L}}=3.3\Omega, \text{R}_{\text{GEN}}=3\Omega$		5.5		ns
t_{r}	Turn-On Rise Time			2.5		ns
$\text{t}_{\text{D}(\text{off})}$	Turn-Off DelayTime			20.5		ns
t_{f}	Turn-Off Fall Time			7		ns
t_{rr}	Body Diode Reverse Recovery Time	$\text{I}_{\text{F}}=6\text{A}, \text{di/dt}=500\text{A}/\mu\text{s}$		8		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$\text{I}_{\text{F}}=6\text{A}, \text{di/dt}=500\text{A}/\mu\text{s}$		13		nC

A. The value of R_{JA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $\text{T}_A = 25^\circ\text{C}$. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $\text{T}_{\text{J}(\text{MAX})}=150^\circ\text{C}$, using $\leq 10\text{s}$ junction-to-ambient thermal resistance.







C. Repetitive rating, pulse width limited by junction temperature $\text{T}_{\text{J}(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $\text{T}_J=25^\circ\text{C}$.

D. The R_{JA} is the sum of the thermal impedance from junction to lead R_{JL} and lead to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, assuming a maximum junction temperature of $\text{T}_{\text{J}(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 1: On-Region Characteristics (Note E)

Figure 2: Transfer Characteristics (Note E)

Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

Figure 4: On-Resistance vs. Junction Temperature (Note E)

Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)

Figure 6: Body-Diode Characteristics (Note E)






TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics

Figure 9: Maximum Forward Biased Safe Operating Area (Note F)

Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note F)

Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

