## Dual-Slot PCI Express ${ }^{\circledR}$ Hot-Plug

 Controller
## General Description

The MIC2342 is a dual-slot power controller supporting the power distribution requirements for Peripheral Component Interconnect Express (PCI Express ${ }^{\circledR}$ ) Hot-Plug compliant systems. The MIC2342 provides complete power control support for two PCI Express slots, including the 3.3VAUX defined by the PCI Express standards. Support for the $12 \mathrm{~V}, 3.3 \mathrm{~V}$, and 3.3 VAUX supplies includes programmable gate voltage slew-rate control, voltage supervision, programmable current limit, and circuit breaker functions. These features provide comprehensive system protection and fault isolation. Additionally, in the event of an overcurrent fault on 3.3VAUX that "trips" the circuit breaker to cause the 3.3VAUX output to shut down, the MAIN outputs ( 3.3 V and 12 V ) for the affected 3.3VAUX slot, A or B, will also be shut down. The MIC2341 controller provides truly independent output operation for MAIN and AUX.
Data sheets and support documentation can be found on Micrel's web site at: www.micrel.com.

## Features

- Supports two independent PCI Express slots
- MAIN \& AUX outputs are inter-dependent during AUX overcurrent conditions
- $12 \mathrm{~V}, 3.3 \mathrm{~V}$, and 3.3 VAUX supplies supported per PCI Express Specification v1.0a, v.2.0
- Integrated Power MOSFETS for 3.3VAUX rails
- Standby Operation for Wake-on-LAN applications with low backfeed on Main +12 V and +3.3 V rails
- Electronic circuit breakers for each supply per slot
- Programmable gate voltage slew-rate control
- Active current regulation controls inrush current
- High accuracy Primary and Secondary Circuit Breaker Current-limit Thresholds
- Dual-level, dual-speed fault detection for fast response without nuisance tripping
- User-programmable Primary Overcurrent Detector
- /PWRGD and Delayed /PWRGD (164 ms) Signal Outputs per slot
- Separate /FAULT output signals for MAIN and AUX rails for each slot
- Global Systems Power-is-Good Output
- Both slots thermally isolated
- Internally Debounced Plug-in Card Retention Switch Inputs per slot.


## Applications

- PCI Express v1.0a, v2.0 hot-plug power control


## Ordering Information

| Part Number |  | 12V and 3V <br> Fast-Trip <br> Thresholds | 3.3VAUX Nominal <br> Current Limit | Package |
| :--- | :--- | :---: | :---: | :---: |
| Latch Off | Auto-Retry |  | 0.375 A | 48 Pin TQFP |
| MIC2342-2YTQ | MIC2342R-2YTQ | 150 mV | 0.375 A | 48 Pin TQFP |
| MIC2342-3YTQ $^{(1)}$ | MIC2342R-3YTQ $^{(1)}$ | Disabled | 0.375 A | 48 Pin TQFP |
| MIC2342-5YTQ $^{(1)}$ | MIC2342R-5YTQ $^{(1)}$ |  |  |  |

Note:

1. Contact factory for availability

## Typical Application



## Pin Configuration



## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 5 | 12VINA | 12V Supply Power and Sense Inputs [A/B]: Two pins are provided for Kelvin <br> connection (one for each slot). Pin 5 is the (+) Kelvin-sense connection to the <br> supply side of the sense resistor for 12V Slot A. Pin 32 is the (+) Kelvin-sense <br> connection to the supply side of the sense resistor for 12V Slot B. These two <br> pins must ultimately connect to each other as close as possible at the MIC2342 <br> controller in order to eliminate any IR drop between these pins. An undervoltage <br> lockout circuit (UVLO) prevents the switches from turning on while this input is <br> lower than its lockout threshold voltage. |
| 12 |  | 3VINA <br> 25 |
|  | 3VINB | 3.3V Supply Power and Sense Inputs [A/B]: Two pins are provided for <br> connection (one for each slot). Pin 12 is the (+) Kelvin-sense connection to the <br> supply side of the sense resistor for 3V Slot A. Pin 25 is the (+) Kelvin-sense <br> connection to the supply side of the sense resistor for 3V Slot B. These two pins <br> must ultimately connect to each other as close as possible at the MIC2342 <br> controller in order to eliminate any IR drop between these pins. An undervoltage <br> lockout circuit (UVLO) prevents the switches from turning on while this input is <br> lower than its lockout threshold voltage. |
| 16 | 3VOUTA | 3.3V Power-Good Sense Inputs: Connect to 3.3V[A/B] outputs. Used to monitor <br> the 3.3V output voltages for 3.3V Output Power-is-Good status. |
| 21 | 3VOUTB |  |

## Pin Description (cont.)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| $\begin{aligned} & 14 \\ & 23 \end{aligned}$ | 3VGATEA 3VGATEB | 3V Gate Drive Outputs [A/B]: Each pin connects to the gate of an external Nchannel power MOSFET. During power-up, the $\mathrm{C}_{\text {GATE }}$ (if used) and the $\mathrm{C}_{\mathrm{GS}}$ of the external MOSFETs are connected to a $25 \mu \mathrm{~A}$ current source. This controls the value of $\mathrm{dv} / \mathrm{dt}$ seen at the source of the MOSFETs, and hence the current flowing into the 3 V load capacitance. <br> During current limit events, the voltage at this pin is adjusted to maintain constant current through the FET for a period of $\mathrm{t}_{\text {FLT }}$ or $\mathrm{t}_{\text {DFLT }}$ (whichever is shorter). Whenever an overcurrent, thermal shutdown, or input undervoltage fault condition occurs, the corresponding 3VGATE pin for the affected slot is pulled down to AGND to turn OFF the external MOSFET. |
| $\begin{aligned} & 11 \\ & 26 \end{aligned}$ | VSTBYA VSTBYB | 3.3V Standby Supply Voltage: Required to support the PCI Express VAUX output. Additionally, all internal logic circuitry operates on VSTBY[A/B]. An internal UVLO circuit prevents turn-on of the external 3.3VAUX supply until the voltage at the VSTBY[A/B] pins is higher than the VuvLo(STBY) threshold voltage. Both pins must be externally connected together at the MIC2342 controller. |
| $\begin{aligned} & 15 \\ & 22 \end{aligned}$ | VAUXA <br> VAUXB | 3.3VAUX[A/B] Outputs to PCI Express Card Slots: These outputs connect the 3.3AUX pin of the PCI Express connectors to VSTBY[A/B] via internal $0.4-\Omega$ MOSFETs. These outputs are current limited and protected against short-circuit faults. |
| $\begin{aligned} & 44 \\ & 43 \end{aligned}$ | ONA ONB | Main $+12 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ and $+3.3 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ Enable Inputs: These level-sensitive digital inputs are each internally connected with pull-up resistors to VSTBY[A] and are used to enable or disable the MAIN[A/B] ( +3.3 V and +12 V ) outputs. Applying a high-to-low transition on ON[A/B] for at least 200ns (tLPW) after a fault resets the +12 V and/or +3.3 V fault latches for the affected slot and de-asserts the /FAULT_MAIN[A/B] output signals. The +12 V and/or the +3.3 V electronic circuit breakers are reset once the /FAULT_MAIN[A/B] output signals are deasserted. |
| $\begin{aligned} & 45 \\ & 42 \end{aligned}$ | AUXENA AUXENB | VAUX[A/B] Enable Inputs: These level-sensitive digital inputs are each internally connected with pull-up resistors to VSTBY[A] and are used to enable or disable the VAUX[A/B] outputs. Applying a high-to-low transition on AUXEN[A/B] for at least 200ns (tLpw) after a fault resets the VAUX fault latches for the affected slot and de-asserts the /FAULT_AUX[A/B] output signals. The VAUX[A/B] electronic circuit breakers are reset once the /FAULT_AUX[A/B] output signals are deasserted. |
| $\begin{gathered} 2 \\ 35 \end{gathered}$ | CFILTERA CFILTERB | Overcurrent Filter Capacitor [A/B]: Capacitors connected between these pins and AGND set the duration of $\mathrm{t}_{\mathrm{FLT}}$, the response time of the primary overcurrent (OC) detector circuits. $\mathrm{t}_{\text {FLT }}$ is the amount of time for which a slot remains in current limit before its circuit breaker is tripped. To configure the controller to use its internal digital filter delay timer, CFILTER[A/B] pins shall be connected to AGND. If the overcurrent filter times out during an AUX fault condition to shutdown the AUX output, the MAIN outputs of the corresponding slot will also be shutdown (See the "Output Signals' Timing Responses" in Figure 9 in the Functional Description section). |
| $\begin{gathered} 6 \\ 31 \end{gathered}$ | /PWRGDA /PWRGDB | /PWRGD[A/B] are open-drain, asserted active-LOW digital outputs that are normally connected by an external $10 \mathrm{k} \Omega$ pull-up resistor (each) to VSTBY. Each output signal is asserted when inputs signals ON[A/B] and AUXEN[A/B] have been enabled, each output voltage has crossed its respective Power-is-Good output threshold ( $\mathrm{V}_{\mathrm{UVTH}(12 \mathrm{~V})}, \mathrm{V}_{\mathrm{UVTH}(3 \mathrm{~V})}$, and $\mathrm{V}_{\mathrm{UVTH}(\mathrm{VAUX})}$ threshold voltages), and no fault conditions exist. Please consult the /PWRGD[A/B] and the /DLY_PWRGD[A/B] state diagrams in the Applications Information section for more detail. |

## Pin Description (cont.)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| $\begin{gathered} 1 \\ 36 \end{gathered}$ | /FAULT_MAINA /FAULT_MAINB | /FAULT_MAIN[A/B] Outputs are open-drain, asserted active-LOW digital outputs that are normally connected by an external $10 \mathrm{k} \Omega$ resistor to VSTBY. Asserted whenever the primary or secondary circuit breaker trips because of an overcurrent fault condition or an input undervoltage. Applying a high-to-low transition at the ON[A/B] pin resets the /FAULT_MAIN[A/B] outputs if /FAULT_MAIN[A/B] was asserted in response to a fault condition on one of the slot's MAIN outputs ( +12 V or +3.3 V ). If an overcurrent event asserted /FAULT_MAIN[A/B], the respective output's circuit breaker is reset when <br> /FAULT_MAIN[A/B] output signal is de-asserted. A 200ns minimum pulse width ( $\mathrm{t}_{\mathrm{LPW}}$ ) for ON[A/B] will reset the MAIN outputs in the event of an overcurrent fault once the fault is removed. <br> If a fault condition occurred on both the MAIN and VAUX outputs of the same slot, then a high-to-low transition on both ON[A/B] and AUXEN[A/B] must be applied to de-assert the /FAULT_MAIN[A/B] and /FAULT_AUX[A/B] outputs. <br> To simplify system fault reporting, the /FAULT_MAIN[A/B] output pins may be connected together with the /FAULT_AUX[A/B] output pins. |
| $\begin{gathered} 4 \\ 39 \end{gathered}$ | /CRSWA /CRSWB | Card Retention Switch Inputs [A/B]. These are level sensitive, asserted active- LOW digital inputs with internal pull-up resistors to VSTBY[A]. These inputs can be connected to the PRNST\#1 or PRNST\#2 pins on a PCle connector to indicate to the MIC2342 that a PCle plug-in card is present and firmly mated. Internally, the MIC2342's +12VGATE[A/B], +3VGATE[A/B], and 3VAUX[A/B] gate drive circuits are gated with the MIC2342's ON[A/B] and the AUXEN[A/B] inputs to deliver power to the connector only when a PCle plug-in card is present. During operation, if the /CRSW[A/B] inputs are disconnected or if there is a pc board trace failure, all outputs on the respective slot are turned OFF without delay. Each of these inputs exhibit an internal switch debounce delay of approximately 10 ms . |
| $\begin{aligned} & 48 \\ & 37 \end{aligned}$ | /FAULT_AUXA /FAULT_AUXB | /FAULT_AUX[A/B] Outputs are open-drain, asserted active-LOW digital outputs that are normally connected by an external $10 \mathrm{k} \Omega$ resistor to VSTBY. Asserted whenever the VAUX[A/B] circuit breaker trips because of an overcurrent fault condition or a slot/die overtemperature condition. Applying a high-to-low transition at the AUXEN[A/B] pin for at least $0.5 \mu \mathrm{~s}$ resets the /FAULT_AUX[A/B] outputs if the /FAULT_AUX[A/B] output signal was asserted in response to a fault condition on the respective slot's VAUX output. If an overcurrent event asserted /FAULT_AUX[A/B], the respective output's VAUX circuit breaker is reset when /FAULT_AUX[A/B] output signal is de-asserted. A 200 ns minimum pulse width (tLPW) for AUX_EN[A/B] will reset the MAIN outputs in the event of an overcurrent fault once the fault is removed. <br> If a fault condition occurred on both the MAIN and VAUX outputs of the same slot, then a high-to-low transition on both ON[A/B] and AUXEN[A/B] must be applied to de-assert the /FAULT_MAIN[A/B] and /FAULT_AUX[A/B] outputs. <br> To simplify system fault reporting, the /FAULT_AUX[A/B] output pins may be connected together with the /FAULT_MAIN[A/B] output pins. |
| $\begin{gathered} 9 \\ 28 \end{gathered}$ | /FORCE ONA /FORCE_ONB | Force On Enable Inputs [A/B]: These active-LOW, level-sensitive inputs with internal pull-up current $(\mu \mathrm{A})$ to VSTBY[A] will turn on all three of the respective slot's outputs $(+12 \mathrm{~V},+3.3 \mathrm{~V}$, and VAUX), while specifically defeating all protections on those supplies when asserted. This explicitly includes all overcurrent and short circuit protections and on-chip thermal protection for the VAUX[A/B] supplies. Additionally included are the UVLO protections for the +3.3 V and +12 V main supplies. The /FORCE_ON[A/B] pins do not disable UVLO protection for the VAUX[A/B] supplies. <br> These input pins are intended for diagnostic purposes only. <br> Asserting /FORCE_ON[A/B] will cause the respective slot's /PWRGD[A/B] and /DLY_PWRGD[A/B] output signals to be asserted LOW and cause the /FAULT_MAIN[A/B], the /FAULT_AUX[A/B], the /INT, and the SYSPWRGD output signals to their open-drain state. |

## Pin Description (cont.)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| $\begin{aligned} & \hline 47 \\ & 40 \end{aligned}$ | /DLY PWRGDA /DLY_PWRGDB | /DLY_PWRGD[A/B] are open-drain, asserted active-LOW digital outputs that are normally connected by an external $10 \mathrm{k} \Omega$ pull-up resistor (each) to VSTBY or to a local logic supply. Each output signal is asserted approximately 164 ms after their respective /PWRGD[A/B] output signals are asserted. The /DLY_PWRGD[A/B] output signals are de-asserted when the /PWRGD[A/B] outputs are de-asserted or upon a high-to-low transition on the ON[A/B] or AUXEN[A/B] inputs. There is approximately a 1 -ms delay between the deassertion of/DLY_PWRGD[A/B] and its corresponding/PWRGD[A/B] digital outputs. Please consult the /PWRGD[A/B] and /DLY_PWRGD[A/B] state diagrams within the Applications Information section for more detail. |
| 46 | SYSPWRGD | System Power is Good. SYSPWRGD is an open-drain, active-HIGH digital output that is normally connected by an external $10 \mathrm{k} \Omega$ pull-up resistor to VSTBY or to a local logic supply. The SYSPWRGD output signal is asserted LOW when: (1) /CRSW[A] is asserted, ON[A] is asserted, /FORCE_ON_A is HIGH, and either MAIN 12V[A] or MAIN 3V[B] output is below its output Power-Good threshold; <br> (2) /CRSW[B] is asserted, ON[B] is asserted, /FOCRE_ON_B is HIGH, and either MAIN $12 \mathrm{~V}[B]$ or MAIN $3 \mathrm{~V}[B]$ output is below its output Power-Good threshold; <br> (3) /CRSW[A] is asserted, AUXEN[A] is asserted, /FORCE_ON_A is HIGH, and the VAUXA output is below its output Power-Good threshold; or <br> (4) /CRSW[B] is asserted, AUXEN[B] is asserted, /FORCE_ON_B is HIGH, and VAUXB output is below its Power-Good threshold. <br> For all other conditions, the SYSPWRGD output is open-drain. For more information with respect to the SYSPWRGD output signal, please consult the "Functional Description" section. |
| 38 | /INT | Interrupt Output: This open-drain, asserted active-LOW digital output is normally connected by an external $10 \mathrm{k} \Omega$ resistor to VSTBY or a local logic supply. This signal is asserted whenever a power fault is detected. Checking the status of /FAULT_MAIN[A/B] or /FAULT_AUX[A/B] output will determine which slot and which rail caused the interrupt. To de-assert this signal output, please follow instructions provided on/FAULT_MAIN[A/B] and/FAULT_AUX[A/B] output pin descriptions. |
| $\begin{aligned} & 17 \\ & 33 \\ & 45 \\ & \hline \end{aligned}$ | AGND | 3 Pins, IC Ground Connections: Tie directly to the system's analog GND plane directly at the device. |
| $\begin{gathered} \hline 7 \\ 18 \\ 19 \\ 20 \\ 30 \end{gathered}$ | NC | Reserved: Make no external connections to these pins. |

Absolute Maximum Ratings ${ }^{(1)}$12VIN[A/B], 12VSENSE[A/B], 12VGATE[A/B],$12 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$14V
3VIN[A/B], 3VSENSE[A/B], 3VGATE[A/B],$3 V O U T[A / B]$, VSTBY[A/B], VAUX[A/B]7V
Digital InputsON[A/B], AUXEN[A/B], /CRSW[A/B],/FORCE_ON[A/B] .................-0.5V (min) to 3.6 V (max)
CFILTER[A/B], RFILTER[A\&B] ..... 7 V
Output Current
/PWRGD[A/B], /DLY_PWRGD[A/B]
/FAULT_MAIN[A/B], SYSPWRGD, /INT,
/FAULT_AUX[A/B] ..... 10 mA
Power Dissipation

$\qquad$
Internally Limited
Lead Temperature (Soldering)Lead-Free Package (-xYTQ)IR Reflow, Peak$260^{\circ} \mathrm{C}+0^{\circ} \mathrm{C} /-5^{\circ} \mathrm{C}$
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
ESD Rating ${ }^{(3)}$
Human Body Model ..... 2kV
Machine Model ..... 200V
Operating Ratings ${ }^{(2)}$
Supply Voltages
$12 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]$11.0 V to 13.0 V
$3 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]$ ..... 3.0V to 3.6 V
VSTBY[A/B] ..... 3.0V to 3.6 V
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ..... $125^{\circ} \mathrm{C}$
Package Thermal ResistanceTQFP $\left(\theta_{\mathrm{JA}}\right)$$76.8^{\circ} \mathrm{C} / \mathrm{W}$

## Electrical Characteristics ${ }^{(4)}$

$12 \mathrm{~V}_{I N[A B]}=12 \mathrm{~V}, 3 \mathrm{~V}_{\text {INIAB] }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {STBY }[A B]}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. Bold values specifications applies over the full operating temperature range from $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Control and Logic Sections |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{CC} 12}$ I Cc 3.3 Iccstey | Supply Current | $\begin{aligned} & \text { /CRSW[A/B] = LOW } \\ & \text { /FORCE_ON[A/B] }=\text { HIGH } \\ & \text { AUX_EN[A/B], ON[A/B] }=[L, H],[L, L] \end{aligned}$ |  | $\begin{aligned} & 1.8 \\ & 0.6 \\ & 2.8 \end{aligned}$ | $\begin{gathered} 3 \\ 2.5 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| VuvLo(12V) <br> Vuvlo(3v) <br> VuvLo(STBy) | Undervoltage Lockout Thresholds <br> 12VIN[A/B] <br> 3VIN[A/B] <br> VSTBY[A/B] | $12 \mathrm{~V}_{\text {INIAB] }}$ increasing <br> $3 \mathrm{~V}_{\text {IN[AB] }}$ increasing <br> $\mathrm{V}_{\text {STBY }}$ [AB] increasing | $\begin{gathered} 8 \\ 2.2 \\ 2.8 \end{gathered}$ | $\begin{gathered} 9 \\ 2.5 \\ 2.9 \end{gathered}$ | $\begin{gathered} 10 \\ 2.75 \\ 3.0 \end{gathered}$ | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| V Hrsstbr | Undervoltage Lockout Hysteresis VSTBY[A/B] |  |  | 50 |  | mV |
| V HYsuv | Undervoltage Lockout Hysteresis 12VIN[A/B], 3VIN[A/B] |  |  | 180 |  | mV |
| $\mathrm{V}_{\text {UVTH(12V) }}$ <br> $\mathrm{V}_{\mathrm{UVTH}}(3 \mathrm{~V})$ | Power-Good Undervoltage Thresholds <br> 12VOUT[A/B] <br> 3VOUT[A/B] | 12VOUT[A/B] decreasing 3VOUT[A/B] decreasing | $\begin{gathered} 10.2 \\ 2.7 \end{gathered}$ | $\begin{gathered} \hline 10.5 \\ 2.8 \end{gathered}$ | $\begin{gathered} \hline 10.8 \\ 2.9 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Vuvth(Vaux) | Power-Good Undervoltage Threshold VAUX[A/B] | VAUX[A/B] decreasing $I_{\mathrm{Aux}}=600 \mathrm{~mA}$ | 2.7 | 2.8 | 2.9 | V |
| $\mathrm{V}_{\text {HYSPG }}$ | Power-Good Detect Hysteresis |  |  | 30 |  | mV |
| $\mathrm{V}_{\text {GATE(12V) }}$ | 12VGATE[A/B] Voltage |  | 0 |  | 1.5 | V |
| $\mathrm{I}_{\text {GATE(12VSIINK) }}$ | 12VGATE[A/B] Pull-down Current | Start Cycle | 15 | 25 | 35 | $\mu \mathrm{A}$ |
| IGate(12VPulup) | 12VGATE[A/B] Pull-up Current (Fault Off) | Any fault condition $(\mathrm{VDD}-\mathrm{VGATE})=2.5 \mathrm{~V}$ | 20 |  |  | mA |

## DC Electrical Characteristics ${ }^{(4)}$

$12 \mathrm{~V}_{\text {IN[AB] }}=12 \mathrm{~V}, 3 \mathrm{~V}_{\text {IN[AB] }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {STBY }[A B]}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. Bold values specifications applies over the full operating temperature range from $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$.
$\left.\begin{array}{|l|l|l|c|c|c|c|}\hline \text { Symbol } & \text { Parameter } & \text { Condition } & \text { Min } & \text { Typ } & \text { Max } & \text { Units } \\ \hline \text { V }_{\text {GATE(3V) }} & \text { 3VGATE[A/B] Voltage } & & \mathbf{1 2 V I N} \\ -1.5\end{array}\right)$

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILkg(OfF) | Digital Output Off-State Leakage Current <br> /FAULT_AUX[A/B], /INT, /FAULT_MAIN[A/B], /PWRGD[A/B], SYSPWRGD /DLY_PWRGD[A/B] |  |  |  | 5 | $\mu \mathrm{A}$ |
| R PULLUP | Internal Pull-up Resistors to VSTBY[A] /CRSW[A/B],ON[A/B], AUXEN[A/B] | VSTBY[A/B] $=+3.3 \mathrm{~V}$ |  | 45 |  | $\mathrm{k} \Omega$ |
| Ipullup | Internal Pull-up Current to VSTBY[A] <br> /FORCE_ON[A/B] | $\mathrm{VSTBY}[\mathrm{A} / \mathrm{B}]=+3.3 \mathrm{~V}$ |  | 60 |  | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{AUX})}$ | Internal VAUX[A/B] Power MOSFET Channel Resistance | $\mathrm{I}_{\mathrm{DS}}=375 \mathrm{~mA} ; \mathrm{T}_{J}=100^{\circ} \mathrm{C}$ |  |  | 0.4 | $\Omega$ |
| $\mathrm{V}_{\text {OFF(12Vout[A/B] }}$ | 12VOUT[A/B] Off-state Output Offset Voltage | $\begin{aligned} & \text { ON[A/B] = LOW, } \\ & 12 \mathrm{VOUT}[\mathrm{~A} / \mathrm{B}]=\mathrm{OFF}, \mathrm{~T}_{\mathrm{J}}=100^{\circ} \mathrm{C} \end{aligned}$ |  |  | 50 | mV |
| $\mathrm{V}_{\text {OFF (3VOut[A/B] }}$ | 3VOUT[A/B] Off-state Output Offset Voltage | $\begin{aligned} & \mathrm{ON}[\mathrm{~A} / \mathrm{B}]=\mathrm{LOW}, \\ & 3 \mathrm{VOUT}[\mathrm{~A} / \mathrm{B}]=\mathrm{OFF}, \mathrm{~T}_{\mathrm{J}}=100^{\circ} \mathrm{C} \end{aligned}$ |  |  | 50 | mV |
| $\mathrm{V}_{\text {OFF (VAUX[AB] }}$ | VAUX[A/B] Off-state Output Offset Voltage | $\begin{aligned} & \text { AUXEN }[\mathrm{A} / \mathrm{B}]=\mathrm{LOW}, \\ & \operatorname{VAUX}[\mathrm{~A} / \mathrm{B}]=\mathrm{OFF}, \mathrm{~T}_{j}=100^{\circ} \mathrm{C} \end{aligned}$ |  |  | 50 | mV |
| Tov | Overtemperature Shutdown and Reset Thresholds with Overcurrent on Slot ${ }^{(5)}$ | $T_{J}$ increasing, each slot $T_{J}$ decreasing, each slot |  | $\begin{aligned} & 140 \\ & 130 \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
|  | Overtemperature Shutdown and Reset Thresholds, All Other Conditions (All Outputs will Latch OFF) ${ }^{(5)}$ | $\mathrm{T}_{\mathrm{J}}$ increasing, both slots $\mathrm{T}_{\mathrm{J}}$ decreasing, both slots |  | $\begin{aligned} & 160 \\ & 150 \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| IAUX(THRESH) | Auxiliary Output Current Limit Threshold (Figure 4) | Current which must be drawn from VAUX to register as a fault |  | 0.84 |  | A |
| $\mathrm{I}_{\text {SC(TRAN })}$ | Maximum Transient Short Circuit Current | VAUX[A/B] Enabled, then Grounded | $I_{\mathrm{MAX}}=\frac{\mathrm{V}_{\mathrm{STBY}[\mathrm{~A} / \mathrm{B}]}}{\mathrm{R}_{\mathrm{DS}(\mathrm{AUX})}}$ |  |  | A |
| ILIM(AUX) | Regulated Current after Transient | From end of $\mathrm{I}_{\text {SC(TRAN }}$ to CFILTER time-out | 0.375 | 0.7 | 0.975 | A |
| $\mathrm{R}_{\mathrm{DIS}(12 \mathrm{~V})}$ <br> $\mathrm{R}_{\mathrm{DIS}(3 \mathrm{~V})}$ <br> $\mathrm{R}_{\text {DIS(VAUX) }}$ | Output Discharge Resistance <br> 12VOUT[A/B] <br> 3VOUT[A/B] <br> 3VAUX[A/B] | $\begin{aligned} & 12 \mathrm{~V}_{\text {OUT }[A / B]}=6.0 \mathrm{~V} \\ & 3 \mathrm{~V}_{\text {OUT }[A B]}=1.65 \mathrm{~V} \\ & 3 \mathrm{~V}_{A U X[A B]}=1.65 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 160 \\ 0 \\ 150 \\ 430 \end{gathered}$ |  | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |

## AC Electrical Characteristics ${ }^{(4)}$

$12 \mathrm{~V}_{I N[A / B]}=12 \mathrm{~V}, 3 \mathrm{~V}_{\operatorname{IN[A/B]}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{STBY}[A / B]}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. Bold values specifications applies over the full operating temperature range from $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| toff(12V) | 12V Current Limit Response Time (5) <br> (Figure 2) | $\begin{aligned} & \text { MIC2342-2YTQ } \\ & \text { CGATE[A/B] }=25 \mathrm{pF} \\ & \mathrm{~V}_{\text {IN }}-V_{\text {SENSE }}=140 \mathrm{mV} \end{aligned}$ |  | 1 | 2.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {OFF }(3 \mathrm{~V})}$ | 3.3V Current Limit Response Time ${ }^{(5)}$ <br> (Figure 3) | $\begin{aligned} & \text { MIC2342-2YTQ } \\ & \text { CGATE[A/B] }=25 \mathrm{pF} \\ & \mathrm{~V}_{\text {IN }}-\mathrm{V}_{\text {SENSE }}=140 \mathrm{mV} \end{aligned}$ |  | 1 | 2.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SC(TRAN })}$ | VAUX[A/B] Current Limit Response Time (Figure 5) | $\mathrm{VAUX}[\mathrm{A} / \mathrm{B}]=0 \mathrm{~V}, \mathrm{VSTBY}[\mathrm{A} / \mathrm{B}]=+3.3 \mathrm{~V}$ |  | 2.5 | 5 | $\mu \mathrm{s}$ |
| $t_{\text {PROP(12VFAULT) }}$ | Delay from 12VOUT[A/B] Overcurrent Limit to /FAULT_MAIN[A/B] $=$ LOW $^{(5)}$ | $\begin{aligned} & \text { MIC2342-2YTQ } \\ & \text { CFILTER[A/B] }=\text { OPEN } \\ & \text { VIN }-V_{\text {SENSE }}=140 \mathrm{mV} \end{aligned}$ |  |  | 1 | $\mu \mathrm{s}$ |
| tPROP(3VFAULT) | Delay from 3VOUTA/B] <br> Overcurrent Limit to <br> /FAULT_MAIN[A/B] = LOW ${ }^{(5)}$ | $\begin{aligned} & \text { MIC2342-2YTQ } \\ & \text { CFILTER[A/B] = OPEN } \\ & \mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {SENSE }}=140 \mathrm{mV} \end{aligned}$ |  |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {PROP(VAUXFAULT) }}$ | Delay on VAUX[A/B] Overcurrent from CFILTER "time out" (VCFILTer $=\mathrm{V}_{\text {FILTER }}$ ) to /FAULT_AUX[A/B] = LOW ${ }^{(5)}$ | MIC2342-2YTQ <br> limit to /FAULT_AUX[A/B] output <br> CFILTER[A/B] = 50 pF <br> $\mathrm{V}_{\text {AUX }}$ Output Grounded |  | 10 |  | $\mu \mathrm{s}$ |
| tLPW | ON[A/B], AUXEN[A/B] Low Pulse Width to Reset Output Upon Fault Removal ${ }^{(5)}$ | $\begin{aligned} & \text { ON[A/B], AUXEN[A/B] } \\ & =\text { HIGH-to-LOW-HIGH } \end{aligned}$ | 200 |  |  | ns |
| tintclk | Digital Filter (Internal Clock) Period |  | 5 |  | 15 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {POR }}$ | MIC2342 Power-On Reset Time after VSTBY[A/B] becomes valid (5) |  | 80 |  | 255 | $\mu \mathrm{s}$ |
| t/CRSW[A/B] | /CRSW[A/B] Debounce Delay Time |  | 5.10 |  | 15.85 | ms |
| $\mathrm{t}_{\text {PWWRGD }}$ | /PWRGD[A/B] De-assertion Delay Time | ON[A/B] or AUXEN[A/B] High-to-Low Transition | 640 |  | 2040 | $\mu \mathrm{s}$ |
| t/DLY_PWRGD | /DLY_PWRGD[A/B] Assertion Delay after /PWRGD[A/B] Assertion | ON[A/B], AUXEN[A/B] = HIGH, 12VOUT[A/B], 3VOUT[A/B], VAUX[A/B] = VALID; | 80 |  | 241 | ms |
| $t_{\text {DFLT }}$ | Internal Primary OC Detector Response Time (MIC2342 and MIC2342R) | CFILTER[A/B] = GND | 20.5 | 41 | 63.5 | ms |
| $\mathrm{t}_{\text {AUTO RETRY }}$ | Auto Retry Period (MIC2342R only) |  | 410 |  | 1236 | ms |

## Notes:

1. Exceeding measurements given within the "Absolute Maximum Ratings" section may damage the device.
2. The device is not guaranteed to function outside of the measurements given in the "Operating Ratings" section.
3. These devices are ESD sensitive. Employ proper handling precautions. The HBM is $1.5 \mathrm{k} \Omega$ in series with 100 pF .
4. Specifications apply to packaged product only.
5. Parameters guaranteed by design, not subject to test.

## Timing Diagrams



Figure 1. 12V Current Limit Response Timing


Figure 2. 3V Current Limit Response Timing


Figure 3. VAUX Current Limit Threshold


Figure 4. VAUX Current Limit Response Timing

## Functional Diagram



MIC2342/MIC2342R Block Diagram

## Typical Characteristics



## Typical Characteristics (cont.)


$\mathrm{V}_{\mathrm{OL}}$
vs. Temperature


vs. Temperature

$\mathrm{R}_{\text {pulLup }}$
vs. Temperature

$V_{\text {FILTER }}$
vs. Temperature

$t_{\text {DFLT }}$
vs. Temperature

$I_{\text {puLLUP }}$
vs. Temperature

$I_{\text {FILTER }}$
vs. Temperature
 TEMPERATURE ( ${ }^{\circ} \mathrm{C}$ )
$t_{\text {AUTORETRY }}$
vs. Temperature


## Functional Description

## Hot Swap Insertion

When circuit boards are inserted into systems carrying live supply voltages ("hot-plugged"), high inrush currents often result due to the charging of bulk capacitance that resides across the circuit board's supply pins. This transient inrush current can cause the system's supply voltages to temporarily go out of regulation, causing data loss or system lock-up. In more extreme cases, the transients occurring during a hot-plug event may cause permanent damage to connectors or on-board components.
The MIC2342 addresses these issues by limiting the inrush currents to the load ( PCI Express Board), and thereby controlling the rate at which the load's circuits turn-on. In addition to this inrush current control, the MIC2342 offers input and output voltage supervisory functions and current limiting to provide robust protection for both the system and circuit board.

## System Interface

The MIC2342 employs a hardware system interface that includes: ON[A/B], AUXEN[A/B], /CRSW[A/B], /FAULT_MAIN[A/B], /FAULT_AUX[A/B], /PWRGD[A/B], /INT, and SYSPWRGD.

## Power-On Reset

VSTBY[A/B] are the main power supply for the MIC2342's internal logic circuits and state machines . VSTBY[A/B] is required for proper operation of the MIC2342's internal logic circuitry and must be applied at all times. A Power-On Reset (POR) cycle is initiated after VSTBY[A/B] is higher than its $\mathrm{V}_{\text {UvLo(STBY) }}$ threshold voltage and remains valid at that voltage for at least $80 \mu \mathrm{~s}$. All internal logic flags are cleared after POR. If the VSTBY[A/B] pin voltages are cycled ON-OFF-ON, a new power-on-reset cycle is initiated. $\mathrm{V}_{\text {StBy }}$ must be the first supply input applied followed by the MAIN supply inputs of $12 \mathrm{~V}_{\mathbb{I N}}$ and $3 \mathrm{~V}_{\mathbb{I N}}$. During $\mathrm{t}_{\text {Por }}$, all outputs remain off. In most applications, the total POR interval will consist of the time required to charge the $\mathrm{V}_{\text {STBY }}$ input (bypass) capacitance to the UVLO threshold plus the internal $t_{\text {por }}$ delay time. The following equation is used to approximate the total POR interval:

$$
\mathrm{t}_{\text {POR_TOTALL(Hs) }}=\left\{\left[\frac{\left(\mathrm{C}_{\text {STBY }(\mu \mathrm{HF})} \times \mathrm{V}_{\text {ULVO(STBY })}\right)}{\mathrm{I}_{\text {CHARGE(STBY })}(\mathrm{A})}\right] \times 10^{-6}\right\}+\mathrm{t}_{\text {POR }}(\mu \mathrm{s})
$$

where $\mathrm{C}_{\text {STBY }}$ is the $\mathrm{V}_{\text {STBY }}$ input bulk bypass capacitance and $I_{\text {charge(stby) }}$ is the current supplied by the $V_{\text {Stby }}$ source to charge the capacitance.

## +12VOUT[A/B] and +3VOUT[A/B] Start-Up Cycles

All four of the MIC2342's +12 V and +3 V gate drive circuits have been designed to drive the gates of external power MOSFETs. The +12 V gate drive circuits have been designed to drive P-channel MOSFETs and the +3 V gate drive circuits are intended to drive N channel MOSFETs. A list of recommended N - and P channel power MOSFETs suited for use with the MIC2342 and PCI Express applications can be found in Table 2.
These gate drive circuits have also been designed to limit inrush current in one of two modes: (1) by controlling the 12VGATE[A/B] or the 3VGATE[A/B] voltage slew rates ( $\left.\mathrm{dV}_{12 \mathrm{IGATE}} / \mathrm{AB}\right] / \mathrm{dt}$ or $\mathrm{dV}_{3 \text { 3GATE[AB] }} / \mathrm{dt}$ ) or (2) by actively limiting the inrush current, thereby charging the corresponding load capacitance in current limit. The mode that the MIC2342 automatically enters is dependent upon the magnitude of the inrush current and the magnitude of the load capacitance at $12 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ and $3 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$.

## Mode 1: [12V/3V]GATE[A/B] Slew Rate Control

When a slot's MAIN supply voltages (12VOUT[A/B] and $3 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ ) are OFF, each of the 12VGATE[A/B] pins is held at $12 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]$ by an internal pull-up transistor. Similarly, each 3VGATE[A/B] pin is internally held at AGND. When the MAIN supply voltages are enabled by a low-to-high transition on the ON[A/B] input pins (recall that the /CRSW[A/B] inputs must also be asserted), the 12VGATE[A/B] and the 3VGATE[A/B] pins are each connected to an internal constant current supply, typically $25 \mu \mathrm{~A}$ each. At each 12VGATE[A/B] pin, this constant current supply is a current sink; at each 3VGATE[A/B] pin, the supply is a current source. For applications where the inrush current is controlled by the 12VGATE[A/B] voltage rate of change, an expression for the circuit's behavior is given by the following equation:

$$
\frac{\mathrm{dV}_{12 \mathrm{VGATE[A/B]}}}{\mathrm{dt}}=\frac{\mathrm{I}_{\text {GATE(12VGA TE })}}{\mathrm{C}_{\text {ISSP }}}=\frac{25 \mu \mathrm{~A}}{\mathrm{C}_{\text {ISSP }}}
$$

where $\mathrm{C}_{\text {ISSP }}=\mathrm{P}$-channel power MOSFET gate input capacitance.
For example, a Si4435BDY (a 30-V P-channel power MOSFET) exhibits an approximate $\mathrm{C}_{\text {ISsP }}$ of 1700 pF at $\mathrm{V}_{\mathrm{DS}}=12 \mathrm{~V}$. The $12 \mathrm{VGATE}[\mathrm{A} / \mathrm{B}]$ pin voltage rate-ofchange (slew rate) would be:

$$
\frac{\mathrm{dV}_{12 \mathrm{VGATE}[A / B]}}{\mathrm{dt}}=\frac{\mathrm{I}_{\mathrm{GATE}(12 \mathrm{VSNK})}}{\mathrm{C}_{\mathrm{ISSP}}}=\frac{25 \mu \mathrm{~A}}{1700 \mathrm{pF}}=14.7 \frac{\mathrm{~V}}{\mathrm{~ms}}
$$

The 12VOUT[A/B] inrush current to the load while the $12 \mathrm{VGATE}[A / B]$ voltage is ramping is dependent on $\mathrm{C}_{\text {Load(12vout }}^{\text {(AB]) }}$ ) and $\mathrm{C}_{\text {Issp. }}$. An expression for the $12 \mathrm{VOUT}[A / B]$ inrush current is given by:
$\mathrm{I}_{\mathrm{INRUSH}(12 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}])}=\frac{\mathrm{dV}_{\text {12VGATE[A/B] }}}{\mathrm{dt}} \times \mathrm{C}_{\text {LOAD(12VOUT[A/B] }}$
$=I_{\text {GATE(12VSNK) }} \times \frac{C_{\text {LOAD(12VOUT[ABB]) }}}{C_{\text {ISSP }}}$
For the same p-channel power MOSFET in the previous example, if $\mathrm{C}_{\mathrm{ISSP}}=1700 \mathrm{pF}$ and $\mathrm{C}_{\mathrm{LOAD}(12 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}])}=$ $100 \mu \mathrm{~F}$, the $12 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ inrush current charging this load capacitance is:

$$
I_{\text {INRUSH }(12 V O U T[A / B])}=25 \mu A \times \frac{100 \mu F}{1700 p F}=1.47 A
$$

Calculating the $12 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ voltage rate-of-change for a given capacitive load can be determined by the following expression:

$$
\frac{d V_{12 \operatorname{VOUT}[A / B]}}{d t}=\frac{I_{\operatorname{INRUSH}(12 \operatorname{VOUT}[A / B])}}{C_{\text {LOAD }(12 \operatorname{VOUT}[A / B])}}
$$

and, using the same quantities in the current example, is given by:

$$
\frac{\left.\mathrm{dV}_{12 \mathrm{VOUT}[\mathrm{~A} / \mathrm{B}]}\right]}{\mathrm{dt}}=\frac{1.47 \mathrm{~A}}{100 \mu \mathrm{~F}}=14.7 \frac{\mathrm{~V}}{\mathrm{~ms}}
$$

To determine (to first-order) the time point at which the 12VOUT[A/B] voltage crosses its corresponding output "Power Good" threshold, the following equation can be used:

$$
t_{P W R G D(12 V O U T[A / B])}=\frac{\left(V_{U V T H(12 \mathrm{~V})}+V_{H Y S P G}\right)}{\frac{d V_{12 V O U T[A / B]}}{d t}}=\frac{10.53 \mathrm{~V}}{14.7 \frac{\mathrm{~V}}{\mathrm{~ms}}} \approx 0.72 \mathrm{~ms}
$$

To determine 3VGATE[A/B] pin voltage slew rates, inrush currents, 3VOUT[A/B] output voltage slew rates, and time to assert its corresponding internal "Power Good" flag into capacitive loads connected to 3VOUT[A/B], simple computations can be made using the same equations by substituting $\mathrm{I}_{\text {GATE(3VCHARGE) }}$ for $\mathrm{I}_{\mathrm{GATE}(12 \mathrm{VSINK})}, \mathrm{C}_{\mathrm{ISSN}}$ (the input gate capacitance of an N channel power MOSFET) for $\mathrm{C}_{\text {ISSP, }} \mathrm{C}_{\text {LOAD(3voutla/B]) }}$ for
 and $\mathrm{V}_{\text {UVTH(3V) }}$ for $\mathrm{V}_{\mathrm{UVTH}(12 \mathrm{~V})}$.
For example, if a Si4420BDY n-channel power MOSFET is used with the MIC2342 to control inrush currents at $3 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$, its $\mathrm{C}_{\mathrm{ISSN}}$ is approximately 4100 pF at $\mathrm{V}_{\mathrm{DS}}=$ 3 V . The $3 \mathrm{VGATE}[A / B]$ pin voltage rate of change is given by:

$$
\frac{\mathrm{dV}_{3 \mathrm{VGATE}[\mathrm{~A} / \mathrm{B}]}}{\mathrm{dt}}=\frac{\mathrm{I}_{\mathrm{GATE}(3 \mathrm{VCHARGE})}}{\mathrm{C}_{\text {ISSN }}}=\frac{25 \mu \mathrm{~A}}{4100 \mathrm{pF}}=6.1 \frac{\mathrm{~V}}{\mathrm{~ms}}
$$

Assuming a $300-\mu \mathrm{F}$ capacitive load, the 3VOUT[A/B] inrush current charging this load capacitance is given by:

$$
\mathrm{I}_{\mathrm{INRUSH}(3 \mathrm{VOUT}[\mathrm{~A} / \mathrm{B}])}=25 \mu \mathrm{~A} \times \frac{300 \mu \mathrm{~F}}{4100 \mathrm{pF}}=1.82 \mathrm{~A}
$$

The 3VOUT[A/B] output voltage slew rate is given by:

$$
\frac{\mathrm{dV}_{3 \mathrm{VOUT}[A / B]}}{\mathrm{dt}}=\frac{1.82 \mathrm{~A}}{300 \mu \mathrm{~F}} \approx 6.1 \frac{\mathrm{~V}}{\mathrm{~ms}}
$$

and the time to assert the internal 3VOUT[A/B] "Power Good" flag is given by:
$\mathrm{t}_{\text {PWRGD(3VOUT[A/B] }]}=\frac{\left(\mathrm{V}_{\mathrm{UVTH}(3 \mathrm{~V})}+\mathrm{V}_{\mathrm{HYSPG}}\right)}{\frac{\mathrm{dV}_{3 V O U T[A / B]}}{\mathrm{dt}}}=\frac{2.77 \mathrm{~V}}{6.1 \frac{\mathrm{~V}}{\mathrm{~ms}}} \approx 0.45 \mathrm{~ms}$

## Mode 2: Charging 12VOUT and 3VOUT Capacitive Loads in Current Limit

In x 4 and x 8 PCI Express applications, capacitive loads at $12 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ and $3 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ can be as large as $1000 \mu \mathrm{~F}$. As a result, the inrush load charging currents at start-up can be large enough to cause a voltage drop across the external sense resistor larger than 50 mV . In these applications, internal servo circuits at 12VGATE[A/B] and 3VGATE[A/B] modulate the drive to the gates of their corresponding power MOSFETs to regulate the load current to:

$$
\mathrm{I}_{\operatorname{LIMIT}(12 \mathrm{VOUT}[\mathrm{~A} / \mathrm{B}])}=\frac{\mathrm{V}_{\text {THLIMIT }}}{\mathrm{R}_{12 \mathrm{VSENSE}[\mathrm{~A} / \mathrm{B}]}}=\frac{50 \mathrm{mV}}{\mathrm{R}_{12 \mathrm{VSENSE}[\mathrm{~A} / \mathrm{B}]}}
$$

In the typical application circuit, the external sense resistor connected between 12VIN[A/B] and $12 \mathrm{VSENSE}[\mathrm{A} / \mathrm{B}]$ pins was selected to be $20 \mathrm{~m} \Omega$. The regulated current charging the load capacitance at $12 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ is given by:

$$
\mathrm{I}_{\operatorname{LIMIT}(12 \mathrm{VOUT}[\mathrm{~A} / \mathrm{B}])}=\frac{50 \mathrm{mV}}{20 \mathrm{~m} \Omega}=2.5 \mathrm{~A}
$$

Once current-regulation control is activated, the circuit breaker's $t_{\text {FLT }}$ timer is also activated to protect the external power MOSFET against potentially excessive power dissipation. For additional information on this timer and the MIC2342's circuit breaker operation, please consult the section labeled "Circuit Breaker Function." The output voltage rate of change at 12VOUT[A/B] during current limit charging into a $1000 \mu \mathrm{~F}$ capacitive load is given by:

$$
\frac{\mathrm{dV}_{12 \mathrm{VOUT}[\mathrm{~A} / \mathrm{B}]}}{\mathrm{dt}}=\frac{\mathrm{I}_{\mathrm{LIMIT}(12 \mathrm{VOUT}[\mathrm{~A} / \mathrm{B}])}}{\mathrm{C}_{\mathrm{LOAD}(12 \mathrm{VOUT}[\mathrm{~A} / \mathrm{B}])}}=\frac{2.5 \mathrm{~A}}{1000 \mu \mathrm{~F}}=2.5 \frac{\mathrm{~V}}{\mathrm{~ms}}
$$

In this fashion, the inrush current is controlled and the load capacitance is charged up slowly during the start-up cycle. The gate drive circuits will maintain control of the inrush current until the $12 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ or $3 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ voltages have reached their corresponding "Power Good" thresholds ( $\mathrm{V}_{\mathrm{UVTH}(12 \mathrm{~V})[\mathrm{A} / \mathrm{B}]}$ or $\mathrm{V}_{\mathrm{UVTH}(3 \mathrm{~V})[\mathrm{A} / \mathrm{B}]}$, respectively) at which time the inrush current approaches its nominal steady-state level, the voltage across the external sense resistor drops below the circuit breaker's $V_{\text {thlimit }}$ threshold, and the corresponding internal "Power-is-Good" flag is asserted. For the 12VOUT[A/B] example, its internal "Power-is-Good" flag is asserted at:

$$
\mathrm{t}_{\text {PWRGD }(12 \mathrm{VOUT}[\mathrm{~A} / \mathrm{B}])}=\frac{\left(\mathrm{V}_{\mathrm{UVTH}(12 \mathrm{~V})}+\mathrm{V}_{\mathrm{HYSPG}}\right)}{\frac{\mathrm{dV} \mathrm{~V}_{12 \mathrm{VOUT}[\mathrm{~A} / \mathrm{B}]}}{\mathrm{dt}}}=\frac{10.53 \mathrm{~V}}{2.5 \frac{\mathrm{~V}}{\mathrm{~ms}}} \approx 4.2 \mathrm{~ms}
$$

Calculating the current limit for charging the 3VOUT[A/B] load capacitance, the output voltage slew rate at
$3 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$, and when the internal 3VOUT[A/B] "Power Good" flag is asserted is a simple matter of substituting $\mathrm{R}_{\text {3VSENSE[A/B] }}$ for $\mathrm{R}_{\text {12VSENSE[AAB] }}, \mathrm{C}_{\text {LOAD(3Vout[A/B]) }}$ for $\mathrm{C}_{\text {Load(12Voutial }}$ ), and $\mathrm{V}_{\mathrm{UVTH}(3 \mathrm{~V})}$ for $\mathrm{V}_{\mathrm{UVTh}(12 \mathrm{~V})}$.
Even though individual internal "Power Good" flags may be asserted, the conditions under which the MIC2342's external /PWRGD[A/B] and /DLY_PWRGD[A/B] digital outputs are asserted is described in the section labeled "/PWRGD[A/B] and /DLY_PWRGD[A/B] Digital Outputs."

## Power-Down Cycle

When a slot is turned off, resistors internal to the MIC2342/MIC2342R are connected to each of the outputs to provide a discharge path for capacitors connected to the part's outputs. The nominal output discharge resistance values for each rail are found in the "Electrical Characteristics" table.

## Use of an External Gate Capacitor to Control Inrush Current Profile

In PCI Express applications where the $12 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ and the 3 VOUT[A/B] maximum load capacitance is $1000 \mu \mathrm{~F}$ (2000uF on the 12 V rail for x 16 modules), the PCI

Express power control specification clearly states that any inrush current rate-of-change shall not exceed $0.1 \mathrm{~A} / \mathrm{\mu s}$. This situation is most likely to happen when the controller is charging these large load capacitances in current limit. Under these circumstances, it may be preferable to modify the gate drive by using GATE voltage control instead of active current regulation to charge the load. As shown in Figure 5, an external capacitor connected from each 3VGATE[A/B] to AGND can be used. For the 12VGATE[A/B], an optional Miller capacitor (Gate-Drain) can be used in conjunction with a Gate-Source capacitor to form a Miller integrator to control the output slew rate. The optimal capacitor value is best determined empirically as the magnitude of the inrush current slew rate is a function of the power MOSFET's input capacitance ( $\mathrm{C}_{\text {Iss }}$ ), the load capacitance ( $\mathrm{C}_{\text {LOAD(3voutiAB] }}$ ) and $\mathrm{C}_{\text {LOAD(12VOutiAB] }}$ ), and the current-limit sense resistor ( $\mathrm{R}_{3 V S E N S E[A B]}$ and $\mathrm{R}_{12 \mathrm{VSENSE}}$ (AB). Using an external capacitor to control the gate voltage slew rate for large load capacitance may affect the MIC2342/MIC2342R's specified system turnon and turn-off time performance.


Figure 5. (Optional) External Gate Slew Control Components

## Standby Mode

Standby mode is entered when one or more of the MAIN supply inputs ( 12 VIN and/or 3 VIN ) are below its respective UVLO threshold or OFF. The MIC2342 also supplies 3.3 V auxiliary outputs (VAUX[A/B]), satisfying PCI Express specifications. These outputs are fed via the VSTBY[A/B] input pins and controlled by the AUXEN[A/B] input pins. These outputs are independent of the MAIN outputs ( $12 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]$ and $3 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]$ ). Should the MAIN supply inputs move below their respective UVLO thresholds, VAUX[A/B] will still function as long as VSTBY[A/B] is present. Prior to standby mode, ONA and ONB inputs should be de-asserted or the MIC2342 will assert the /FAULT_MAIN[A/B] and /INT output signals, if an undervoltage condition on the MAIN supply inputs is detected.

## Circuit Breaker Function

The MIC2342 provides an electronic circuit breaker function that protects against excessive loads, such as short circuits, at each supply. When the current from one or more of a slot's MAIN outputs exceeds the current limit threshold ( $\mathrm{L}_{\text {LIM }}=50 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}$ ) for a duration greater than $t_{\text {FLT, }}$, the circuit breaker is tripped and both MAIN supplies (all outputs except VAUX[A/B]) are shut off. Should the load current cause a MAIN output's $V_{\text {SENSE }}$ to exceed $\mathrm{V}_{\text {THFAST }}$, the outputs are immediately shut off with no delay. Undervoltage conditions on the MAIN supply inputs also trip the circuit breaker, but only when the MAIN outputs are enabled (to signal a supply input brown-out condition).
The VAUX[A/B] outputs have a different circuit-breaker function. The $\operatorname{VAUX}[\mathrm{A} / \mathrm{B}]$ circuit breakers do not incorporate a fast-trip detector, instead they regulate the output current into a fault to avoid exceeding their operating current limit. The circuit breaker will trip due to an overcurrent on VAUX[A/B] when the fault timer expires, shutting down the VAUX output and both MAIN outputs of the affected slot. The AUX output dependence for the MAIN supplies during an AUX fault is inherent in the MIC2342/MIC2342R but does not apply for the MIC2341/MIC2341R. This use of the $\mathrm{t}_{\text {FLT }}$ timer prevents the circuit breaker from tripping prematurely due to brief current transients.
Following a fault condition, the outputs can be turned on again by toggling the $O N[A / B]$ input high-low-high (if the fault occurred on one of the MAIN outputs), or similarly toggling the AUXEN[A/B] input (if the fault occurred on the $A \cup X$ outputs), or by cycling both $O N[A / B]$ and AUXEN[A/B] (if faults occurred on both the MAIN and AUX outputs). When the circuit breaker trips, the corresponding /FAULT_MAIN[A/B] or /FAULT_AUX[A/B]
will be asserted. At the same time, /INT will be asserted. Note that /INT is only de-asserted by applying a high-tolow transition on the corresponding slot's $\mathrm{ON}[\mathrm{A} / \mathrm{B}]$ or AUXEN[A/B] input.
The response time ( $\mathrm{t}_{\text {FLT }}$ ) of the MIC2342's primary overcurrent detector is set by external capacitors at the CFILTER[A/B] pins to GND. For Slot A, CFILTER[A] is located at Pin 2; for Slot B, CFILTER[B] is located at Pin 35. For a given response time, the value for $\mathrm{C}_{\text {FILTER[AB] }}$ is given by:

$$
\mathrm{C}_{\text {FILTER }[A B J}(\mu \mathrm{F})=\frac{\mathrm{t}_{\text {FLLTABJ }}(\mathrm{ms}) \times \mathrm{F}_{\text {FILTER }}(\mu \mathrm{A})}{\mathrm{V}_{\text {FILTER }}(\mathrm{V}) \times 10^{3}}
$$

where $t_{\text {FLTAABJ }}$ is the desired response time and quantities $\mathrm{I}_{\text {FILTER }}$ and $\mathrm{V}_{\text {FILTER }}$ are specified in the MIC2342's "Electrical Characteristics" table.

## Digital Filter and Auto-Retry Functions

New timers have been incorporated for additional protection for overcurrent situations. In many applications, external power MOSFETs used at $12 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ and at $3 \mathrm{VOUT}[\mathrm{A} / \mathrm{B}]$ have been damaged during initial start-up and overcurrent conditions because the response time of the primary OC detectors was set too long (that is, an incorrect value for CFILTER[A/B] was used). In these products, a digital filter delay counter is introduced, and is internally set to a typical delay time of 40 ms . As shown in the typical applications circuit of the MIC2342, an external capacitor from CFILTER[A/B] to ground is used to set the response time of the primary overcurrent detectors to $\mathrm{t}_{\text {FLT }}$. At the time a large inrush current causes the primary OC detector to sense an overcurrent condition, a CFILTER[A/B] charge-up sequence is initiated. At the same time, the MIC2342's digital filter delay counter is also initiated and commences a count-up to 40 ms . The MIC2342's internal logic circuits have been designed to trip the circuit breaker after $\mathrm{t}_{\mathrm{FLT}}$ or $\mathrm{t}_{\text {DFLT }}$, whichever delay is smaller. If the overcurrent condition causes the electronic circuit breaker to latch off and thereby asserting a FAULT condition, the MIC2342 remains latched-off awaiting system intervention (by toggling ON[A/B] and/or AUXEN[A/B] and/or cycling the input power supplies). Internal to the MIC2342R only, a second, or auto-retry, delay counter is initiated and commences a count-up to approximately 820 ms to allow the external power MOSFET to cool before attempting another power-up sequence. Figure 6 illustrates the filter responses during an overcurrent fault.


Figure 6. MIC2342R Auto-Retry Timing Diagram and Operation

In very cost-sensitive applications, the system design engineer can save the cost of the (2) external CFILTER[A/B] capacitors by using only the digital filter and/or the Auto-retry delay counters. This mode is automatically invoked by connecting the MIC2342 or the MIC2342R's CFILTER[A/B] pins directly to AGND. In this configuration, the primary OC detectors' response time $\mathrm{t}_{\text {FLT }}$ is equal to $\mathrm{t}_{\text {DFLT }}$ (or 40 ms as above) In Figure 7,
the gate drive circuits have taken control and regulate the inrush current to charge the load capacitances in current limit. Once the internal digital filter delay counter terminates, the circuit breaker trips off. As in the previous case, the MIC2342 latches off and the MIC2342R initiates the auto-retry delay counter to count up to 820 ms before attempting another power-up cycle.


Figure 7. MIC2342R Auto-Retry Timing Diagram and Operation in Current-limit

## Thermal Shutdown

The internal VAUX[A/B] MOSFETs are protected against damage not only by current limiting, but by overtemperature protection as well. Should an overcurrent condition on either VAUX[A] or VAUX[B] raise the junction temperature of the MIC 2342 to $140^{\circ} \mathrm{C}$, all of the outputs for that corresponding slot (including VAUX) will be shut off and that slot's /FAULT_AUX output will be asserted. The slot's /FAULT_MAIN output will not be asserted. The other slot's operating condition will remain unaffected. However, should the MIC2342's die temperature exceed $160^{\circ} \mathrm{C}$ because of an overcurrent fault condition on both VAUX[A] and VAUX[B], both slots (all outputs, including VAUXA and VAUXB) will be shut off. In this case, both /FAULT_AUX[A/B] output signals will be asserted; the /FAULT_MAIN[A/B] output signals will not be asserted.

## Plug-in Card Retention Switch Inputs

Two pins on the MIC2342 are available for use as card retention switch inputs, /CRSW[A/B]. These pins are internally pulled-up by $45 \mathrm{k} \Omega$ resistors to VSTBY and prevent the enabling of all gate drive circuits on 12GATE[A/B], 3VGATE[A/B], and VAUX[A/B] unless these input pins are asserted LOW. In addition, each of
these inputs exhibits an internal debounce delay time of approximately 10 ms .

## IFORCE_ON[A/B] Inputs

These level sensitive, asserted active-low digital inputs are internally pulled up to VSTBY through a weak current source and are intended for diagnostics during the debug phase of the system design involving the MIC2342. In asserting /FORCE_ON[A/B] LOW, all three of the respective slot's outputs $(+12 \mathrm{~V},+3.3 \mathrm{~V}$, and VAUX) will turn on. However, all protections for those outputs are disabled. This explicitly includes all overcurrent and short circuit protections, and on-chip thermal protection for the VAUX supplies. Additionally, asserting a slot's /FORCE_ON[A/B] input will disable all of its input and output UVLO protections, with the sole exception of that asserting either or both of the /FORCE_ON[A/B] inputs will not disable the VSTBY[A/B] input UVLO.
Asserting /FORCE_ON[A/B] LOW will cause the respective slot's /PWRGD[A/B], and /DLY_PWRGD[A/B] output signals to be asserted LOW while the /FAULT_MAIN[A/B], the /FAULT_AUX[A/B\}, the /INT, and the SYSPWRGD output signals to enter their opendrain state.

## IPWRGD[A/B] and IDLY_PWRGD Digital Outputs

The MIC2342 has two /PWRGD outputs and two /DLY_PWRGD outputs, one for each slot. These are open-drain, active-low outputs that are activated after power-on-reset and are normally connected by an external $10 \mathrm{k} \Omega$ resistor to $\mathrm{V}_{\text {STBY }}$ or a local logic supply. Each /PWRGD[A/B] output is asserted when a slot has been enabled and has successfully begun delivering power to its respective $+12 \mathrm{~V},+3.3 \mathrm{~V}$, and VAUX outputs. The /DLY_PWRGD[A/B] outputs are asserted 164 ms after its corresponding /PWRGD[A/B] output. An equivalent logic diagram for /PWRGD[A/B] is shown in Figure 8 with their corresponding state diagrams.


Figure 8. State Diagrams for IPWRGD[A/B] and IDLY_PWRGD[A/B]

## SYSPWRGD Digital Output

SYSPWRGD is an open-drain, asserted active-HIGH digital output provided by the MIC2342 for additional slot status information to the service or system processor. This output is normally connected by an external $10 \mathrm{k} \Omega$ resistor to $\mathrm{V}_{\text {StBy }}$ or a local logic supply. There is one SYSPWRGD output for each MIC2342 and this signal becomes activated after power-on-reset. This signal is asserted unless at least one PCle slot is occupied, either ON[A/B] and/or AUXEN[A/B] of the slot in question is asserted, either /FORCE_ON[A/B] inputs are not asserted, and the output voltages at the load are lower than respective Power-is-Good output threshold voltages. Functionality of the SYSPWRGD output signal has been designed to accommodate single- and dualslot applications as well as applications where the MAIN[A/B] outputs are used, but the VAUX[A/B] outputs are not. In multiple MIC2342 applications where one or more PCle slots are unused and one or multiple ON[A/B] and $\operatorname{AUXEN}[A / B]$ input signals are not asserted, each SYSPWRGD digital output will appear asserted facilitating an "OR-tying" of all SYSPWRGD output signals, thereby ensuring correct logic functionality across the entire system. See Table 1 for the SYSPWRGD truth table.

| $\underset{0}{\mathbb{Z}}$ |  |  | $\begin{aligned} & \mathbb{Z} \\ & 0 \\ & 0 \\ & \text { U } \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathbb{4} \\ & \underset{木}{\mathbb{1}} \\ & \sum_{1}^{5} \\ & \underset{\sim}{0} \end{aligned}$ | $\begin{aligned} & \mathbb{1} \\ & \underline{Z} \\ & \vdots \\ & \sum \\ & \vdots \\ & \vdots \\ & \vdots \end{aligned}$ |  | ${\underset{0}{\infty}}_{\mathbf{2}}$ |  |  |  | $\begin{aligned} & \infty \\ & \text { Z } \\ & \text { Z } \\ & \sum_{1}^{5} \\ & \underset{\sim}{0} \end{aligned}$ |  | $\stackrel{\infty}{\underset{\gtrless}{\gtrless}}$ | 0 0 0 0 0 0 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X | 0 | 1 | UV | X | X | X | X | X | X | X | X | X | 0 |
| 1 | X | 0 | 1 | X | UV | X | X | X | X | X | X | X | X | 0 |
| X | 1 | 0 | 1 | X | X | UV | X | X | X | X | X | X | X | 0 |
| X | X | X | X | X | X | X | 1 | X | 0 | 1 | UV | X | X | 0 |
| X | X | X | X | X | X | X | 1 | X | 0 | 1 | X | UV | X | 0 |
| X | X | X | X | X | X | X | X | 1 | 0 | 1 | X | X | UV | 0 |

$\begin{aligned} & \text { where " } 1 \text { " }=\text { Logic HIGH } \\ & " 0 "=\text { Logic LOW } \\ & " X "=\text { Don't care }\end{aligned}$
Table 1. SYSPWRGD Truth Table

## Hardware Interface

Once the input power supply voltages are above their respective UVLO thresholds, the MIC2342/MIC2342R's hardware interface can be enabled for power control by asserting the control input pins (/CRSW[A/B], AUXEN[A/B], and ON[A/B]) appropriately for each slot. The MIC2342/MIC2342R's ON[A/B] and AUXEN[A/B] signals are asserted active-HIGH, level-sensitive digital inputs with internal pull-up $45 \mathrm{k} \Omega$ resistors to VSTBY[A] to save pc board area and external component costs. As such, external hot-plug controllers connecting to these pins should configure their respective output drivers to OPEN-DRAIN and configure their firmware to de-assert these signals to turn OFF either the MAIN[A/B] outputs or the VAUX[A/B] outputs. As these input control signals
are already asserted after POR, the corresponding /CRSW[A/B] control signal should be used to enable the slot's gate drive circuits to initiate a power-up sequence. For example, in order for the MIC2342/MIC2342R to switch on the VAUX supply for either slot, the AUXEN[A/B] control can be enabled during or after the power-on-reset operation (typically, $\mathrm{t}_{\mathrm{PoR}}=160 \mu \mathrm{~s}$. The timing response diagram of Figure 9 illustrates the hardware interface operation where an overcurrent fault is detected by the MIC2342/MIC2342R controller after initiating a power-up sequence. The MAIN (+12V \& +3.3 V ) and VAUX[A/B] supply rails, /FAULT, /PWRGD and /INT output responses for both AUX and MAIN are shown in the figure.


Figure 9. MIC2342 Output Signals' Shutdown Responses During AUX and MAIN Overcurrent Faults

## Slot[A/B] Fault Reporting

The MIC2342's /FAULT_MAIN[A/B] open-drain digital output are activated after power-on-reset and become asserted when:
The ON[A/B] input signals are asserted, AND

- The $12 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]$ or the $3 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]$ input voltages is less than its respective ULVO threshold, OR
- The fast OC circuit breaker[A/B] has tripped, OR
- The slow OC circuit breaker[A/B] has tripped AND its corresponding $\mathrm{C}_{\text {FILTER[A/B] }}$ timeout or the digital filter delay has expired.
In order to clear the /FAULT_MAIN[A/B] outputs once asserted and to reset the corresponding circuit breaker(s), a high-to-low transition is required on the ON[A/B] input signals. Please see /FAULT_MAIN[A/B] pin descriptions for additional information.


Figure 10. State Diagram for IFAULT_MAIN[A/B] Signals

The MIC2342's /FAULT_AUX[A/B] open-drain digital outputs are activated after power-on-reset and become asserted when:
The AUXEN[A/B] input signals are asserted, AND

- The slow VAUX[A/B] OC circuit breaker has tripped AND its corresponding $\mathrm{C}_{\text {FLLTER[ABB] }}$ timeout or the digital filter delay has expired, OR
- The slow VAUX[A/B] OC circuit breaker has tripped AND the $\operatorname{Slot}[A / B]$ die temperature is higher than $140^{\circ} \mathrm{C}, \mathrm{OR}$
- The MIC2342's global die temperature is higher than $160^{\circ} \mathrm{C}$
In order to clear the /FAULT_AUX[A/B] outputs once asserted and to reset the VAUX[A/B] circuit breaker(s), a high-to-low transition is required on the $\operatorname{AUXEN}[\mathrm{A} / \mathrm{B}]$ input signals. Please see /FAULT_AUX[A/B] pin descriptions for additional information.

If the /FORCE_ON[A/B] digital inputs are used for diagnostic purposes, the /FAULT_MAIN[A/B], /FAULT_AUX[A/B], /PWRGD[A/B], and /DLY_PWRGD[A/B] digital outputs are de-asserted once /FORCE_ON[A/B] inputs are asserted.


Figure 11. State Diagram for /FAULT_AUX[A/B] Signals

## Applications Information

## Sense Resistor Selection

The 12 V and the 3.3 V supplies employ internal current sensing circuitry to detect overcurrent conditions that may trip the circuit breaker. An external sense resistor is used to monitor the current that passes through the external MOSFET for each slot of the 12 V and 3.3 V rails. The sense resistor is nominally valued at:

$$
\mathrm{R}_{\text {SENSE(NOM) }}=\frac{\mathrm{V}_{\text {THLIMIT }}}{\mathrm{I}_{\text {LIMIT }}}
$$

where $\mathrm{V}_{\text {THLIMIT }}$ is the typical (or nominal) circuit breaker threshold voltage ( 50 mV ) and $\mathrm{I}_{\text {LIMIT }}$ is the nominal inrush load current level to trip the internal circuit breaker.
To accommodate worse-case tolerances in the sense resistor (for a $\pm 1 \%$ initial tolerance, allow $\pm 3 \%$ tolerance for variations over time and temperature) and circuit breaker threshold voltages, a slightly more detailed calculation must be used to determine the minimum and maximum hot swap load currents.
As the MIC2342's minimum current limit threshold voltage is 45 mV , the minimum hot swap load current is determined where the sense resistor is $3 \%$ high:

$$
\operatorname{LIMIT}(\mathrm{MIN})=\frac{45 \mathrm{mV}}{\left(1.03 \times \mathrm{R}_{\text {SENSE(NOM) })}\right)}=\frac{43.7 \mathrm{mV}}{\mathrm{R}_{\text {SENSE(NOM) }}}
$$

Keep in mind that the minimum hot swap load current should be greater than the application circuit's upper steady-state load current boundary. Once the lower value of $R_{\text {SENSE }}$ has been calculated, it is good practice to check the maximum hot swap load current (limit(max)) which the circuit may let pass in the case of tolerance build-up in the opposite direction. Here, the worse-case maximum is found using a $\mathrm{V}_{\text {THLLIMIT(MAX) }}$ threshold of 55 mV and a sense resistor $3 \%$ low in value:

$$
\mathrm{L}_{\mathrm{LIMIT}(\mathrm{MAX})}=\frac{55 \mathrm{mV}}{\left(0.97 \times \mathrm{R}_{\text {SENSE(NOM) }}\right)}=\frac{56.7 \mathrm{mV}}{\mathrm{R}_{\text {SENSE(NOM })}}
$$

In this case, the application circuits must be sturdy enough to operate up to approximately $1.25 x$ the steadystate hot swap load currents. For example, if one of the 12 V slots of the MIC2342 circuit must pass a minimum hot swap load current of 1.5 A without nuisance trips, $\mathrm{R}_{\text {SENSE }}$ should be set to:

$$
R_{\text {SENSE(NOM) })}=\frac{45 \mathrm{mV}}{1.5 \mathrm{~A}}=30 \mathrm{~m} \Omega
$$

where the nearest $1 \%$ standard value is $30.1 \mathrm{~m} \Omega$. At the other tolerance extremes, $\mathrm{I}_{\text {LIIIT(MAX) }}$ for the circuit in question is then simply:

$$
\operatorname{LIMIT}(\text { max })=\frac{56.7 \mathrm{mV}}{30.1 \mathrm{~m} \Omega}=1.88 \mathrm{~A}
$$

With a knowledge of the application circuit's maximum hot swap load current, the power dissipation rating of the sense resistor can be determined using $P=I^{2} R$. Here, the current is $\operatorname{limitmax})=1.88 \mathrm{~A}$ and the resistance
$R_{\text {SENSE(MAX) }}=(1.03)\left(R_{\text {SENSE(NOM) }}\right)=31.00 \mathrm{~m} \Omega$. Thus, the sense resistor's maximum power dissipation is:
$P_{\text {MAX }}=(1.88 \mathrm{~A})^{2} X(31.00 \mathrm{~m} \Omega)=0.110 \mathrm{~W}$
A 0.25 W sense resistor is a good choice in this application.

## PCB Layout Suggestions and Hints

## 4-Wire Kelvin Sensing

Because of the low value required for the sense resistor, special care must be used to accurately measure the voltage drop across it. Specifically, the measurement technique across $\mathrm{R}_{\text {SENSE }}$ must employ 4-wire Kelvin sensing. This is simply a means of ensuring that any voltage drops in the power traces connected to the resistors are not picked up by the signal conductors measuring the voltages across the sense resistors.
Figure 12 illustrates how to implement 4 -wire Kelvin sensing. As the figure shows, all the high current in the circuit (from $\mathrm{V}_{\mathrm{IN}}$ through $\mathrm{R}_{\text {SENSE }}$ and then to the drain of the N -channel power MOSFET) flows directly through the power PCB traces and through $\mathrm{R}_{\text {SENSE. }}$. The voltage drop across $R_{\text {SENSE }}$ is sampled in such a way that the high currents through the power traces will not introduce significant parasitic voltage drops in the sense leads. It is recommended to connect the hot swap controller's sense leads directly to the sense resistor's metalized contact pads. The Kelvin sense signal traces should be symmetrical with equal length and width, kept as short as possible, and isolated from any noisy signals and planes.
Additionally, for designs that implement Kelvin sense connections that exceed 1 " in length and/or if the Kelvin (signal) traces are vulnerable to noise possibly being injected onto these signals, the example circuit shown in Figure 13 can be implemented to combat noisy environments. This circuit implements a 1.6 MHz lowpass filter to attenuate higher frequency disturbances on the current sensing circuitry. However, individual system analysis should be used to determine if filtering is necessary and to select the appropriate cutoff frequency for each specific application.

## Other Layout Considerations

Figure 14 is a suggested PCB layout diagram for the MIC2342 power traces, Kelvin sense connections, and capacitor components. In this illustration, only the 12 V Slot $B$ is shown but a similar approach is suggested for both slots of each Main power rail ( 12 V and 3.3 V ). Many hot swap applications will require load currents of several amperes. Therefore, the power ( 12 VIN and Return, 3VIN and Return) trace widths (W) need to be wide enough to allow the current to flow while the rise in temperature for a given copper plate (e.g., 1oz. or 2oz.) is kept to a maximum of $10^{\circ} \mathrm{C}$ to $25^{\circ} \mathrm{C}$. The return (or
power ground) trace should be the same width as the positive voltage power traces (input/load) and isolated from any ground and signal planes so that the controller's power is common mode. Also, these traces should be as short as possible in order to minimize the IR drops between the input and the load. As indicated in the Pin Description section, an external connection must be made that ties together both channel inputs ( $(+)$ Kelvin sense) of each Main power rail (i.e., 3VINA and $3 \mathrm{VINB}, 12 \mathrm{VINA}$ and 12 VINB must be externally connected). These connections should be implemented directly at the chip. Insure that the voltage drop between the two (+) Kelvin sense inputs for each rail is no greater than 0.2 mV by using a common power path for the two inputs (e.g., $12 \mathrm{VINA}, 12 \mathrm{VINB}$ ). Finally, the use of plated-through vias will be necessary to make circuit connection to the power, ground, and signal planes on multi-layer PCBs.


Figure 12. 4-Wire Kelvin Sense Connections for R RENSE


Figure 13. Current Limit Sense Filter for Noisy Systems


Figure 14. Suggested PCB Layout for Sense Resistor, Power MOSFET, and Capacitors

## MOSFET and Sense Resistor Vendors

Device types, part numbers, and manufacturer contact information for power MOSFETs and sense resistors are provided in Table 2. Some of the recommended MOSFETs include a metal (tab) heat sink on the bottom side of the package. Contact the device manufacturer for package information.

| MOSFET Vendors | Key Power MOSFET Type(s) |  | Package | Contact information |
| :---: | :---: | :---: | :---: | :---: |
|  | N-Channel | P-Channel |  |  |
| Vishay-Siliconix | Si4420DY | Si4435BDY | SO-8 | $\frac{\text { www.siliconix.com }}{(203) 452-5664}$ |
|  | Si4442DY | Si4427BDY | SO-8 |  |
|  | Si3442DV | Si4405DY | SO-8 |  |
|  | Si4410DY | Si4425BDY | SO-8 |  |
|  | Si7860ADP | Si7483ADP | PowerPAK SO-8 |  |
|  | Si7344DP | Si7491DP | PowerPAK SO-8 |  |
|  | Si7844DP (Dual) | Si7945DP (Dual) | PowerPAK SO-8 |  |
|  | Si7114DN | Si7423DN | 1212 SO-8 |  |
|  | Si7806ADN | Si7421DN | 1212 SO-8 |  |
| International Rectifier | IRF7882 | IRF7424 | SO-8 | $\frac{\text { www.irf.com }}{(310) 322-3331}$ |
|  | IRF7413 | IRF7416 | SO-8 |  |
|  | IRF7313 (Dual) | IRF7328 (Dual) | SO-8 |  |


| Resistor Vendors | Sense Resistors | Contact Information |
| :--- | :--- | :--- |
| Vishay - Dale | "WSL" and "WSR" Series | www.vishay.com/docswsl_30100.pdf <br> $(203)$ 452-5664 |
| IRC | "OARS" Series | www.irctt.com/pdf_files/OARS.pdf <br> www.irctt.com/pdf_files/LRC.pdf <br> (828) 264-8861 |

Table 2. MOSFET and Sense Resistor Vendors

## Package Information




SIDE VIEW


DETAIL "A"


BOTTDM VIEW

NOTES:

1. DIMENSION DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, EITHER OF WHICH SHALL NOT EXCEED 0.254MM.
2. LEAD DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION.
3. PACKAGE TOP MOLD DIMENSIONS ARE SMALLER THAN BOTTOM
4.MOLD DIMENSIONS AND TOP OF PACKAGE WILL NOT OVERHANG BOTTOM OF PACKAGE.

## 48-Pin TQFP (T)

## MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA <br> TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant
into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.
© 2007 Micrel, Incorporated.

