

## CY7C1061GN30

# 16-Mbit (1 M words × 16 bit) Static RAM

### Features

- High speed □ t<sub>AA</sub> = 10 ns
- Low active power □ I<sub>CC</sub> = 90 mA at 100 MHz
- Low CMOS standby current I<sub>SB2</sub> = 20 mA (typ)
- Operating voltages of 2.2 V to 3.6 V
- 1.0 V data retention
- Automatic power down when deselected
- TTL compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub> and CE<sub>2</sub> features
- Available in Pb-free 54-pin TSOP II, and 48-ball VFBGA packages
- Offered in dual Chip Enable options

### **Functional Description**

The CY7C1061GN30 is a high performance CMOS Static RAM organized as 1,048,576 words by 16 bits.

To write to the device, tak<u>e</u> Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  <u>HIGH</u>) and Write Enable ( $\overline{WE}$ ) input LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from I/O pins ( $I/O_0$  through I/O<sub>7</sub>), is written into the location specified on the address pins ( $A_0$  through  $A_{19}$ ). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins ( $I/O_8$  through I/O<sub>15</sub>) is written into the location specified on the address pins ( $A_0$  through address pins ( $A_0$  through  $A_{19}$ ).

To read from the device, take <u>Chip</u> Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) <u>and</u> Output Enable ( $\overline{OE}$ ) LOW <u>while</u> forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified <u>by the</u> address pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See Truth Table on page 12 for a complete description of Read and Write modes.

The input or output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are <u>placed</u> in a high impedance state when the device is deselected ( $\underline{CE_1}$  HIGH/ $\underline{CE_2}$  LOW), the outputs are disabled (OE HIGH), the BHE and <u>BLE</u> are disabled (BHE, BL<u>E</u> HIGH), or during a write operation (CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH, and WE LOW).

### Logic Block Diagram



**Cypress Semiconductor Corporation** Document Number: 001-93680 Rev. \*A 198 Champion Court • San Jose, CA 95134-1709

408-943-2600



# CY7C1061GN30

### Contents

Selection Guide	3
Pin Configurations	3
Maximum Ratings	
Operating Range	5
DC Electrical Characteristics	5
Capacitance	6
Thermal Resistance	
AC Test Loads and Waveforms	6
Data Retention Characteristics	7
Over the Operating Range	7
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	. 13
Ordering Code Definitions	
Package Diagrams	. 14
Acronyms	. 16
Document Conventions	. 16
Units of Measure	. 16
Document History Page	. 17
Sales, Solutions, and Legal Information	. 18
Worldwide Sales and Design Support	. 18
Products	. 18
PSoC® Solutions	. 18
Cypress Developer Community	. 18
Technical Support	



### **Selection Guide**

Description	-10	Unit
Maximum access time	10	ns
Maximum operating current	110	mA
Maximum CMOS standby current	30	mA

### **Pin Configurations**

Figure 1. 48-ball VFBGA (8 × 9.5 × 1 mm) Dual Chip Enable pinout (Top View) <sup>[1]</sup>





### Pin Configurations (continued)

Figure 2. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) pinout (Top View) [2	Figure	2. 54-pir	1 TSOP II	(22.4 ×	11.84 ×	1.0 mm)	pinout (	Top View)
---	--------	-----------	-----------	---------	---------	---------	----------	-----------

I/O <sub>12</sub> 1	54 🗌 I/O <sub>11</sub>
V <sub>CC</sub> 2	53 🗍 V <sub>SS</sub>
I/O <sub>13</sub> 3	52 1/O <sub>10</sub>
I/O <sub>14</sub> 4	51 🗌 I/O <sub>9</sub>
V <sub>SS</sub> 5	50 🗌 V <sub>CC</sub>
I/O <sub>15</sub> 🗖 6	49 🗌 I/O <sub>8</sub>
A <sub>4</sub> 7	48 🗖 A <sub>5</sub>
A3 🗖 8	47 🗖 A <sub>6</sub>
A <sub>2</sub> 🗖 9	46 🗖 A <sub>7</sub>
A1 🗖 10	45 🗖 A <sub>8</sub>
A <sub>0</sub> 🗖 11	44 🗖 A <sub>9</sub>
BHE 12	43 🗖 NC
CE1 13	42 🗆 OE
V <sub>CC</sub> □ 14	41 🗖 V <sub>SS</sub>
WE 15	40 NC
CE <sub>2</sub> 16	39 BLE
A <sub>19</sub> 17	38 A <sub>10</sub>
A <sub>18</sub> □ 18 A <sub>17</sub> □ 19	$37 \square A_{11}$
A <sub>17</sub>	36 🗌 A <sub>12</sub> 35 🗍 A <sub>13</sub>
$A_{15} \square 21$	35 🗌 A <sub>13</sub> 34 🔲 A <sub>14</sub>
I/O <sub>0</sub> 22	33 I I/O7
V <sub>CC</sub> 23	32 🗆 V <sub>SS</sub>
I/O1 24	31 1/O <sub>6</sub>
1/O <sub>2</sub> 25	30 🗖 I/O <sub>5</sub>
V <sub>SS</sub> □26	29 🗖 V <sub>CC</sub>
I/O <sub>3</sub> □27	28 🛛 1/04



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature	65 °C to +150 °C
Ambient Temperature with Power Applied	–55 °C to +125 °C
Supply Voltage on $V_{CC}$ relative to GND $^{[3]}$	
DC Voltage Applied to C in High Z State <sup>[3]</sup>	outputs 

DC Input Voltage <sup>[3]</sup>	-0.5 V to V <sub>CC</sub> + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	>2001 V
Latch Up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Industrial	–40 °C to +85 °C	2.2 V to 3.6 V

### **DC Electrical Characteristics**

Over the Operating Range

Demonster	Deer		Test Osn ditions		-10		11
Parameter	Desc	cription	Test Conditions	Min	Тур [4]	Мах	Unit
V <sub>OH</sub>	Output HIGH	2.2 V to 2.7 V	$V_{CC}$ = Min, $I_{OH}$ = -0.1 mA	2.0	_	_	V
	voltage	2.7 V to 3.6 V	$V_{CC}$ = Min, $I_{OH}$ = -4.0 mA	2.2	-	_	
V <sub>OL</sub>	Output LOW	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA	_	-	0.4	V
	voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA	_	-	0.4	
V <sub>IH</sub>	Input HIGH	2.2 V to 2.7 V	-	2.0	-	V <sub>CC</sub> + 0.3	V
	voltage [3]	2.7 V to 3.6 V		2.0	_	V <sub>CC</sub> + 0.3	
V <sub>IL</sub>	Input LOW	2.2 V to 2.7 V	-	-0.3	_	0.6	V
	voltage [3]	2.7 V to 3.6 V	-	-0.3	_	0.8	
I <sub>IX</sub>	Input leakage o	current	$GND \le V_1 \le V_{CC}$	-1	_	+1	μA
I <sub>OZ</sub>	Output leakage current		$GND \leq V_{OUT} \leq V_{CC}$ , Output disabled	-1	_	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating	supply current	V <sub>CC</sub> = Max,	_	90	110	mA
			$f = f_{MAX} = 1/t_{RC},$				
			I <sub>OUT</sub> = 0 mA,				
			CMOS levels				
I <sub>SB1</sub>	Automatic CE p current – TTL i		Max V <sub>CC</sub> ,	_	-	40	mA
		nputs	$\overline{CE}_1 \ge V_{IH}, CE_2 \le V_{IL},$				
			$V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL},$				
			f = f <sub>MAX</sub>				
I <sub>SB2</sub>	Automatic CE p current – CMO		Max V <sub>CC</sub> ,	-	20	30	mA
			$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.3 \text{ V}, \text{CE}_2 \le 0.3 \text{ V},$				
			$V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V},$				
			f = 0				

Note
3. V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 2 ns.
4. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V (for a V<sub>CC</sub> range of 2.2 V–3.6 V), T<sub>A</sub> = 25 °C.



### Capacitance

Parameter <sup>[5]</sup>	Description	Test Conditions	54-pin TSOP II	48-ball VFBGA	Unit
C <sub>IN</sub>	Input capacitance	$T_{A} = 25 \circ C, f = 1 \text{ MHz},$	10	10	pF
C <sub>OUT</sub>	I/O capacitance	V <sub>CC</sub> = 3.3 V	10	10	pF

### **Thermal Resistance**

Parameter <sup>[5]</sup>	Description	Test Conditions	54-pin TSOP II	48-ball VFBGA	Unit
- JA		Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	93.63	31.50	°C/W
30	Thermal resistance (junction to case)		21.58	15.75	°C/W

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms <sup>[6]</sup>



#### Notes

- Tested initially and after any design or process changes that may affect these parameters.
   Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0 V). 100 μs (t<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation begins including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 1.0 V) voltage.



### **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>	$V_{CC}$ for data retention	-	1	-	V
I <sub>CCDR</sub>	Data retention current	V <sub>CC</sub> = 1.2 V,	-	30	mA
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{CE}_2 \le 0.2 \text{ V},$			
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$			
t <sub>CDR</sub> <sup>[7]</sup>	Chip deselect to data retention time	-	0	-	ns
t <sub>R</sub> <sup>[8]</sup>	Operation recovery time	-	10	_	ns

### Data Retention Waveform

Figure 4. Data Retention Waveform <sup>[9]</sup>



#### Notes

- 7. Tested initially and after any design or process changes that may affect these parameters.
- 8. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub>  $\geq$  100 µs or stable at V<sub>CC(min.)</sub>  $\geq$  100 µs.
- 9.  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.



### **AC Switching Characteristics**

Over the Operating Range

Parameter [10]	Description		-10		
Parameter	Description	Min	Min Max		
Read Cycle		L.			
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access <sup>[11]</sup>	100	-	μS	
t <sub>RC</sub>	Read cycle time	10	-	ns	
t <sub>AA</sub>	Address to data valid	-	10	ns	
t <sub>OHA</sub>	Data hold from address change	3	-	ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to data valid	-	10	ns	
t <sub>DOE</sub>	OE LOW to data valid	-	5	ns	
t <sub>LZOE</sub>	OE LOW to low Z <sup>[12]</sup>	0	-	ns	
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[12]</sup>	-	5	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to low Z <sup>[12]</sup>	3	-	ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to high Z <sup>[12]</sup>	-	5	ns	
t <sub>PU</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to power-up <sup>[13]</sup>	0	-	ns	
t <sub>PD</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to power-down <sup>[13]</sup>	-	10	ns	
t <sub>DBE</sub>	Byte enable to data valid	-	5	ns	
t <sub>LZBE</sub>	Byte enable to low Z	0	-	ns	
t <sub>HZBE</sub>	Byte disable to high Z	-	6	ns	
Write Cycle [14	, 15]		•	•	
t <sub>WC</sub>	Write cycle time	10	-	ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to write end	7	-	ns	
t <sub>AW</sub>	Address setup to write end	7	-	ns	
t <sub>HA</sub>	Address hold from write end	0	-	ns	
t <sub>SA</sub>	Address setup to write start	0	-	ns	
t <sub>PWE</sub>	WE pulse width	7	-	ns	
t <sub>SD</sub>	Data setup to write end	5	-	ns	
t <sub>HD</sub>	Data hold from write end	0	-	ns	
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[12,13.]</sup>	3	-	ns	
t <sub>HZWE</sub>	WE LOW to high Z <sup>[12,13.]</sup>	_	5	ns	
t <sub>BW</sub>	Byte Enable to End of Write	7	-	ns	

Notes

 13. These parameters are guaranteed by design and are not tested.
 14. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. Chip enables must be active and WE and byte enables must be LOW to initiate a write, and the transition of any of these signals can terminate. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>10.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V. Test conditions for the read cycle use output loading shown in part (a) of Figure 3 on page 6, unless specified otherwise.
11. t<sub>POWER</sub> gives the minimum amount of time that the power supply is at typical V<sub>CC</sub> values until the first memory access is performed.
12. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZWE</sub>, t<sub>HZBE</sub>, t<sub>LZOE</sub>, t<sub>LZCE</sub>, t<sub>L</sub>

<sup>15.</sup> The minimum write cycle time for Write Cycle No. 2 (WE Controlled,  $\overline{OE}$  LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



### **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Address Transition Controlled) <sup>[16, 17]</sup>







#### Notes

- 16. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ .
- 17.  $\overline{\text{WE}}$  is HIGH for read cycle.
- 18.  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.
- 19. Address valid before or similar to  $\overline{CE}$  transition LOW.



### Switching Waveforms (continued)



- Notes 20.  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.
- 21. Data I/O is high impedance if  $\overline{OE}$ ,  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 22. If TE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



### Switching Waveforms (continued)



Figure 9. Write Cycle No. 3 (BLE or BHE Controlled) <sup>[23]</sup>

Note 23.  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.





### **Truth Table**

CE <sub>1</sub>	CE2	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> –I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	Х	High Z	High Z	Power down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	Х	Х	High Z	High Z	Power down	Standby (I <sub>SB</sub> )
L	Н	L	Н	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Н	Data out	High Z	Read lower bits only	Active (I <sub>CC</sub> )
L	Н	L	Н	Н	L	High Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
L	Н	Х	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Н	Х	L	L	Н	Data in	High Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Н	Х	L	Н	L	High Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Н	Х	Х	High Z	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )



### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram		Operating Range
10	CY7C1061GN30-10ZSXI	51-85160	54-pin TSOP II (22.4 × 11.84 × 1.0 mm) (Pb-free)	Industrial
	CY7C1061GN30-10BVXI	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm) (Pb-free) (Dual Chip Enable)	

### **Ordering Code Definitions**





### **Package Diagrams**

Figure 10. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Z54-II Package Outline, 51-85160



51-85160 \*E





### Package Diagrams (continued)







#### NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H





### Acronyms

Acronym	Description		
BHE	Byte High Enable		
BLE	Byte Low Enable		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
OE	Output Enable		
SRAM	Static Random Access Memory		
TSOP	Thin Small Outline Package		
TTL	Transistor-Transistor Logic		
VFBGA	Very Fine-Pitch Ball Grid Array		
WE	Write Enable		

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
μS	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



### **Document History Page**

#### Document Title: CY7C1061GN30, 16-Mbit (1 M words × 16 bit) Static RAM Document Number: 001-93680

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	4505531	VINI	01/02/2015	New data sheet.
*A	4900408	NILE	09/11/2015	Updated DC Electrical Characteristics: Updated details in "Test Conditions" column of V <sub>OH</sub> and V <sub>OL</sub> parameters. Updated Ordering Information: No change in part numbers. Replaced "51-85178" with "51-85150" in "Package Diagram" column. Replaced "8 × 9.5 × 1 mm" with "6 × 8 × 1.0 mm" in "Package Type" column. Updated Package Diagrams: Removed spec 51-85178 *C. Added spec 51-85150 *H. Updated to new template.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

### **PSoC<sup>®</sup> Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction of failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-93680 Rev. \*A

Revised September 11, 2015

All products and company names mentioned in this document may be the trademarks of their respective holders.