

### Features

- Support I<sup>2</sup>C-Bus (High speed mode 400kHz)
- Includes time (Hour/Minute/Second) and calendar (Century/Year/Month/Date/Day) counter functions
- Year 2000 compliant
- Automatic switch-over and deselect circuitry
- Time keeping voltage: 1.2V to 5.5V
- Software clock calibration
- 56 bytes of general purpose RAM
- Ultra-low battery supply current of 0.3µA
- Low operating current of 70µA
- Battery or super cap back-up
- Operating temperature:  $-40 \ \mbox{C}$  to  $85 \ \mbox{C}$
- Automatic leap year compensation
- Special software programmable output

# **Real-time Clock Module (I<sup>2</sup>C Bus)** Description

The PT7C4311 serial real-time clock is a low-power clock/calendar with a programmable square-wave output. Address and data are transferred serially via a 2-wire bidirectional bus. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in the 24-hour format indicator.

Table 1 shows the basic functions of PT7C4311. More details are shown in section: overview of functions.

## **Pin Configuration**

	PT7	C4311	
	kı (	vcc	8]
2 2	12	FTOUT	7
3 V	BAT	SCL	6
4	ND	SDA	5

# **Pin Description**

Pin no.	Pin	Туре	Description
1	X1	Ι	<b>Oscillator Circuit Input.</b> Together with X1, 32.768kHz crystal is connected between them. Or external clock input.
2	X2	0	Oscillator Circuit Output. Together with X1, 32.768kHz crystal is connected between them.
3	VBAT	Р	<b>Battery Supply Voltage.</b> When $V_{CC} > V_{SO}^{-1}$ , VCC will power the IC. While $V_{CC} < V_{SO}^{-1}$ , VBAT will power the IC.
4	GND	Р	Ground.
5	SDA	I/O	<b>Serial Data Input/Output.</b> SDA is the input/output pin for the 2-wire serial interface. The SDA pin is open-drain output and requires an external pull-up resistor.
6	SCL	Ι	Serial Clock Input. SCL is used to synchronize data movement on the I <sup>2</sup> C serial interface.
7	FT/OUT	0	<b>Frequency Test / Output Driver.</b> Open drain. 512Hz output when Frequency Test is selected. Output DC level by register selection. Frequency Test is prior.
8	VCC	Р	<b>Supply Voltage.</b> When $V_{CC} > V_{SO}^{-1}$ , VCC will power the IC. While $V_{CC} < V_{SO}^{-1}$ , VBAT will power the IC.

Note: 1. V<sub>SO</sub>: Battery Back-up Switchover Voltage



### Table 1. Basic functions of PT7C4311

Item		Function		PT7C4311
		Source: Crystal: 32.768kHz		$\checkmark$
1	Oscillator	Oscillator enable,	/disable	$\checkmark$
		Oscillator fail det	tect	-
		Time display	12-hour	-
2	2 Time	Time display	24-hour	$\checkmark$
2		Century bit		$\checkmark$
		Time count chain enable/disable		-
3	Programmable square wave output (Hz)			512Hz
4	Programmable high/low level output			$\checkmark$
5	Communication	2-wire I <sup>2</sup> C bus		$\checkmark$
6	RAM			56×8
7	Battery backup			$\checkmark$
8	Clock calibration			$\checkmark$

### **Function Block**



06/16/15



# **Maximum Ratings**

Storage Temperature	-55°Cto +125°C
Ambient Temperature with Power Applied	-40°Cto +85°C
Supply Voltage to Ground Potential (Vcc to GND)	-0.3V to +7.0V
DC Input (All Other Inputs except Vcc & GND)	-0.3V to +7.0V
DC Output Voltage	-0.3V to +7.0V
Power Dissipation	
Output Current	

### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Symbol	Description	Min	Туре	Max	Unit
	Timing data and RAM data maintaining voltage	1.2	-	5.5	
	Timing data writing voltage	1.5	-	5.5	
V <sub>CC</sub>	Timing data reading voltage	1.5	-	5.5	
	RAM data writing voltage	3.0	-	5.5	V
	RAM data reading voltage	3.0 - 5.5   1.5 - 5.5			
V <sub>IH</sub>	Input high level	0.7 V <sub>CC</sub>	-	V <sub>CC</sub> +0.3	
V <sub>IL</sub>	Input low level	-0.3	-	0.3 V <sub>CC</sub>	
T <sub>A</sub>	Operating temperature	-40	-	85	С

### **Recommended Operating Conditions**



# **DC Electrical Characteristics**

(Unless otherwise specified,  $V_{CC} = 1.5 \sim 5.5$  V,  $T_A = -40$  °C to +85 °C.)

Sym.	Description	Pin	Condition	Min	Тур	Max	Unit
	Timing data and RAM data maintaining voltage	VCC	-	1.2	-	5.5	
V <sub>CC</sub>	Timing data writing voltage	VCC	-	1.5	-	5.5	v
V <sub>CC</sub>	Timing data reading voltage	VCC	-	1.5	-	5.5	v
	RAM data writing voltage	VCC	-	3.0	-	5.5	
	RAM data reading voltage	VCC		1.5	-	5.5	
$V_{BAT}^{1}$	Supply voltage	VBAT	-	2.0	3	$3.5^{6}$	V
$V_{so}^2$	Battery Back-up Switchover Voltage <sup>3,4</sup>	-	-	V <sub>BAT</sub> - 0.80	V <sub>BAT</sub> - 0.50	V <sub>BAT</sub> - 0.30 <sup>5</sup>	V
I <sub>CC</sub>	Current consumption	VCC	Switch freq. = 400kHz	-	70	150	μΑ
I <sub>ST</sub>	Standby current	VCC	SDA, SCL = $V_{CC} - 0.3V$	-	25	80	μΑ
I <sub>BAT</sub>	Current consumption	VBAT	OSC on, $V_{CC} = 0V$ , $V_{BAT} = 3V$ , $T_A=25 \ C$	-	300	800	nA
V <sub>IL</sub>	Low-level input voltage	-	-	-0.3	-	$0.3V_{CC}$	
V <sub>IH</sub>	High-level input voltage	-	-	0.7V <sub>CC</sub>	-	V <sub>CC</sub> +0.5	V
	Low-level output voltage	SDA	$I_{OL} = 3mA$	-	-	0.4	
V <sub>OL</sub>	Pull-up Supply voltage (Open drain)	FT/ OUT	-	-	-	5.5	V
I <sub>IL</sub>	Input leakage current	SCL	$0 < V_{IN} < V_{CC}$	-	-	±1	μΑ
I <sub>OZ</sub>	Output current when OFF	SDA	0 <v<sub>OUT<v<sub>CC</v<sub></v<sub>	-	-	±1	μΑ

### Note:

1. After switchover ( $V_{SO}$ ),  $V_{BAT}$  (min) can be 2.0V for crystal with  $R_S$ =40k $\Omega$ .

2. Switch-over and deselect point.

- 3. Valid for Ambient Operating Temperature:  $T_A = -40$  to 85 °C;  $V_{CC} = 2.0$  to 5.5V (except where noted). VCC fall time should not exceed 5 mV/µs.
- 4. All voltages referenced to GND.
- 5. In 3.3V application, if initial battery voltage is 3.4V, it may be necessary to reduce battery voltage (i.e., through wave soldering the battery) in order to avoid inadvertent switchover/reselection for VCC 10% operation.
- 6. For rechargeable backup,  $V_{BAT}$  (max) may be considered to be  $V_{CC}$ .



# **AC Electrical Characteristics**

Sym	Description	Value	Unit
V <sub>HM</sub>	Rising and falling threshold voltage high	0.8 V <sub>CC</sub>	V
V <sub>HL</sub>	Rising and falling threshold voltage low	0.2 V <sub>CC</sub>	V



Over the operating range

Symbol	Item	STAND N	Mode (I <sup>2</sup> C)	FAST M	Unit	
Symbol	nem	Min.	Max.	Min.	Max.	Umt
f <sub>SCL</sub>	SCL clock frequency	-	100	-	400	kHz
t <sub>SU;STA</sub>	START condition set-up time	4.7	-	0.6	-	μs
t <sub>HD;STA</sub>	START condition hold time	4.0	-	0.6	-	μs
t <sub>SU;DAT</sub>	Data set-up time (RTC read/write)	250	-	100	-	ns
t <sub>HD;DAT</sub>	Data hold time (RTC read/write)	0	-	0	0.9	us
t <sub>SU;STO</sub>	STOP condition setup time	4.0	-	0.6	-	μs
t <sub>BUF</sub>	Bus idle time between a START and STOP condition	4.7	-	1.3	-	μs
t <sub>LOW</sub>	When SCL = "L"	4.7	-	1.3	-	μs
t <sub>HIGH</sub>	When SCL = "H"	4.0	-	0.6	-	μs
t <sub>r</sub>	Rise time for SCL and SDA	-	1.0	20+0.1C <sub>B</sub>	0.3	μs
t <sub>f</sub>	Fall time for SCL and SDA	-	0.3	20+0.1C <sub>B</sub>	0.3	μs
C <sub>B</sub>	Capacitance load for each bus line	0	400	0	400	pF

### **Timing Diagram**





# **Recommended Layout for Crystal**



### **Built-in Capacitors Specifications and Recommended External Capacitors**

Parameter		Symbol	Тур	Unit
Puild in conscitors	X1 to GND	C <sub>G</sub>	18	pF
Build-in capacitors	X2 to GND	C <sub>D</sub>	18	pF
Recommended External	X1 to GND	C <sub>1</sub>	8	pF
capacitors	X2 to GND	$C_2$	8	pF

**Note**: The frequency of crystal can be optimized by external capacitor  $C_1$  and  $C_2$ , for frequency=32.768Hz,  $C_1$  and  $C_2$  should meet the equation as below:

 $Cpar + [(C_1+C_G)^*(C_2+C_D)] / [(C_1+C_G)+(C_2+C_D)] = C_L$ 

Cpar is all parasitical capacitor between X1 and X2.

C<sub>L</sub> is crystal's load capacitance.

### **Crystal Specifications**

Parameter	Symbol	Min	Тур	Max	Unit
Nominal Frequency	f <sub>O</sub>	-	32.768	-	kHz
Series Resistance	ESR	-	-	70	kΩ
Load Capacitance	C <sub>L</sub>	-	12.5	-	pF



|--|

Caution points:

- \*1. PT7C4311 uses 6 bits for address. That is if write data to 41H, the data will be written to 01H address register.
- \*2. Stop bit. When this bit is set to 1, oscillator and time count chain are both stopped.
- \*3. CEB: Century Enable Bit. CB: Century Bit.
- \*4. Control FT/OUT pin output DC level when 512Hz square wave is disabled.
- \*5. Frequency Test. 512Hz square wave output is enabled at FT/OUT pin, which is using for frequency test.
- \*6. Sign Bit. "1" indicates positive calibration; "0" indicates negative calibration.
- \*7. Using for modifying count frequency. If 20ppm is wanted to slow down the count frequency, 10 (01010) should be loaded.
- \*8. Initialize the control and status register to 10000000 if calibration function is not required.

### 2. Control and status register

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
07	Control	OUT	FT	S	Calibration				
57	(default)	1	0	1	Undefined	Undefined	Undefined	Undefined	Undefined

### a) OUT

• **OUT:** Set pin 7 output DC level..

OUT	Data	Description
Read / Write	1	Set high level at pin 7. Default
Keau / White	0	Set low level at pin 7.

#### b) 512Hz output

#### • **FT:** 512Hz square wave output Enable bit, using for Frequency Test.

FT	Data	Description	
Read / Write	0	Disable 512Hz output at pin 7.	Default
Keau / White	1	Enable 512Hz output at pin 7.	

#### c) Calibration bits

• S: Sign bit.		
S	Data	Description
Read / Write	1	Indicate positive calibration. Default
Read / Write	0	Indicate negative calibration.

#### Calibration:

Calibration occurs within a 64minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2

minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768Hz, each of the 31 increments in the Calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

For example, a reading of 512.01024Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (XX001010) to be loaded into the Calibration Byte for correction.





### 3. Time Counter

Time digit display (in BCD code):

- Second digits: Range from 00 to 59 and carried to minute digits when incremented from 59 to 00.
- Minute digits: Range from 00 to 59 and carried to hour digits when incremented from 59 to 00.
- Hour digits: See description on the /12, 24 bit. Carried to day and day-of-the-week digits when incremented from 11 p.m. to 12 a.m. or 23 to 00.

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
00	Seconds (default)	ST 0	S40 Undefined	S20 Undefined	S10 Undefined	S8 Undefined	S4 Undefined	S2 Undefined	S1 Undefined
01	Minutes (default)	$\times^{*2}$ 0	M40 Undefined	M20 Undefined	M10 Undefined	M8 Undefined	M4 Undefined	M2 Undefined	M1 Undefined



Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
04	Dates (01-31) (default)	× Undefined	× Undefined	D20 Undefined	D10 Undefined	D8 Undefined	D4 Undefined	D2 Undefined	D1 Undefined
05	Months (01-12)	×	×	×	M10	M8	M4	M2	M1
	(default)	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined

• Year digits: Range from 00 to 99 and 00, 04, 08, ..., 92 and 96 are counted as leap years.

### Communication

### 1. I<sup>2</sup>C Bus Interface

### a) Overview of I<sup>2</sup>C-BUS

The I<sup>2</sup>C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data signals, acknowledge signals, and so on. Both the SCL and SDA signals are held at high level whenever communications are not being performed. The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level. During data transfers, data changes that occur on the SDA line are performed while the SCL line is at low level, and on the receiving side the data is captuTBTve d-5(tu)7(TBTv)5(e)-41 0[(d)-5(-5(tu)7(Tl39 Tm[(B)-7(US)]7(TBTv)587.02 49.68 1.44 ref\*365.11 588.7f1 0 0 510.44



### c) Starting and Stopping I<sup>2</sup>C Bus Communications



### Fig.2 Starting and stopping on $I^2C$ bus

START condition, repeated START condition, and STOP condition

- START condition
  - SDA level changes from high to low while SCL is at high level
- STOP condition
  - SDA level changes from low to high while SCL is at high level
- Repeated START condition (RESTART condition)

In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.

### d) Data Transfers and Acknowledge Responses during I<sup>2</sup>C-BUS Communication

#### • Data transfers

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition.

The address auto increment function operates during both write and read operations.

Updating of data on the transmitter (transmitting side)'s SDA line is performed while the SCL line is at low level. The receiver (receiving side) captures data while the SCL line is at high level.



\*Note: with caution that if the SDA data is changed while the SCL line is at high level, it will be treated as a START, RESTART, or STOP condition.



### • Data acknowledge response (ACK signal)

When transferring data, the receiver generates a confirmation response (ACK signal, low active) each time an 8-bit data segment is received. If there is no ACK signal from the receiver, it indicates that normal communication has not been established. (This does not include instances where the master device intentionally does not generate an ACK signal.)

Immediately after the falling edge of the clock pulse corresponding to the 8th bit of data on the SCL line, the transmitter releases the SDA line and the receiver sets the SDA line to low (= acknowledge) level.



After transmitting the ACK signal, if the Master remains the receiver for transfer of the next byte, the SDA is released at the falling edge of the clock corresponding to the 9th bit of data on the SCL line. Data transfer resumes when the Master becomes the transmitter.

When the Master is the receiver, if the Master does not send an ACK signal in response to the last byte sent from the slave, that indicates to the transmitter that data transfer has ended. At that point, the transmitter continues to release the SDA and awaits a STOP condition from the Master.

#### e) Slave Address

The  $I^2C$  bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device.

All communications begin with transmitting the [START condition] + [slave address (+ R/W specification)]. The receiving device responds to this communication only when the specified slave address it has received matches its own slave address. Slave addresses have a fixed length of 7 bits. See table for the details.

### An $R/\overline{W}$ bit is added to each 7-bit slave address during 8-bit transfers.

Operation	Transfer data			$R / \overline{W}$ bit					
		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Read	D1 h	1	1	0	1	0	0	0	1 (= Read)
Write	D0 h	1	1	0	1	U	0	0	0 (= Write)

### 2. I<sup>2</sup> X DVLF7UDQIHU)RUPDW





### a) Write via $I^2C$ bus



### b) Read via I<sup>2</sup>C bus

### • Standard read



### • Simplified read

S	1	Sla 1	ve ad	ldres	s (7	bits)	0	Read 1	A	bit 7	<sup>bit</sup>	bit 5	<sup>bit</sup>	bit 3	<sup>bit</sup>	bit 1	bit 0	A	bit 7	<sup>bit</sup>	bit 5	bit 4	bit 3	<sup>bit</sup>	<sup>bit</sup>	<sup>bit</sup>	/A	Ρ
Start	Sla	ive ac	dres	s + re	ead sp	Decifio	cation	1	A C K	by t	he int	] ead fr ternal auto i	om th addr	ess r	dress			A C K		addre	regist	ata re ter au or the	ito inc	creme			N O A C K	Sto

#### Note:

- 1. The above steps are an example of transfers of one or two bytes only. There is no limit to the number of bytes transferred during actual communications.
- 2. 49H, 4AH are used as test mode address. Customer should not use the addresses.



### **Mechanical Information**

WE (Lead free and Green 8-Pin SOIC)





### ZEE (Lead free and Green 8-Pin TDFN)





# **Ordering Information**

Part Number	Package Code	Package
PT7C4311WE	W	Lead Free and Green 8-Pin SOIC (W)
PT7C4311WEX	W	Lead Free and Green 8-Pin SOIC (W) Tape/Reel
PT7C4311ZEE	ZE	Lead free and Green 8-Pin TDFN (ZE)
PT7C4311ZEEX	ZE	Lead free and Green 8-Pin TDFN (ZE) Tape/Reel

Notes:

• E = Pb-free and Green

• Adding X Suffix= Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

Pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom