

## MAX14930–MAX14932, MAX14130–MAX14131

### General Description

The MAX14930–MAX14932 are a family of 4-channel, 2.75kVRMS and 3.75kVRMS digital isolators utilizing Maxim's proprietary process technology. The MAX14130–MAX14131 are 4-channel 1kVRMS digital isolators in smaller footprint QSOP packages. For applications requiring 5kVRMS of isolation, see the MAX14934–MAX14936. The MAX14930–MAX14932 family transfers digital signals between circuits with different power domains at ambient temperatures up to +125°C.

The MAX14930–MAX14932 family offers all three possible unidirectional channel configurations to accommodate any 4-channel design; including SPI, RS-232, RS-485, and digital I/O applications. For applications requiring bidirectional channels, such as I<sup>2</sup>C, see the MAX14933.


Devices are available with data rates from DC up to 1Mbps, 25Mbps, or 150Mbps. Each device is also available in either a default high or default low configuration. The default is the state an output goes to when its input is unpowered. See the [Ordering Information and Selector Guide](#) for the suffixes associated with each option.

Independent 1.71V to 5.5V supplies on each side of the isolator also make the devices suitable for use as level translators.

The MAX14930–MAX14932 are available in both a 16-pin wide body (10.3mm x 7.5mm) and narrow body (9.9mm x 3.9mm) SOIC package. The MAX14130–MAX14131 are available in a 16-pin (6mm x 5mm) QSOP package. All devices are rated for operation at ambient temperatures of -40°C to +125°C.

[Ordering Information and Selector Guide](#) appears at end of data sheet.

### Functional Diagram



## 4-Channel, 1kVRMS, 2.75kVRMS and 3.75kVRMS Digital Isolators

### Benefits and Features

- Robust Galvanic Isolation of Digital Signals
- Withstands up to 3.75kVRMS for 60s (V<sub>ISO</sub>) (MAX14930–MAX14932)
- Continuously Withstands 443V<sub>RMS</sub> (V<sub>IOWM</sub>) (MAX14930–MAX14932)
- 630V<sub>p</sub> Repetitive Peak Voltage (V<sub>IORM</sub>) (MAX14930–MAX14932)
- Withstands ±10kV Surge per IEC 61000-4-5
- Interfaces Directly with Most Micros and FPGAs
- Accepts 1.71V to 5.5V Supplies
- Many Options Support Broad Applications
  - 3 Data Rates (1Mbps, 25Mbps, 150Mbps)
  - 3 Channel Direction Configuration
  - 2 Output Default States (High or Low)
  - 3 Packages (3.8mm, 4mm, 8mm Creepage and Clearance)
- Low Power Consumption at High Data Rates
  - At 1.8V:
    - 2.5mA per Channel Typical at 1Mbps
    - 5.25mA per Channel Typical at 100Mbps
  - At 3.3V:
    - 2.6mA per Channel Typical at 1Mbps
    - 7.1mA per Channel Typical at 100Mbps

### Safety Regulatory Approvals

(see [Safety Regulatory Approvals](#))

- UL According to UL1577
- cUL According to CSA Bulletin 5A
- VDE 0884-10 (Pending)

### Applications

- Fieldbus Communications for Industrial Automation
- Isolated SPI, RS-232, RS-485/RS-422
- General Multichannel Isolation Applications
- Battery Management
- Medical Systems

## Absolute Maximum Ratings

V <sub>DDA</sub> to GNDA, V <sub>DDB</sub> to GNDB .....	-0.3V to +6V
INA <sub>_</sub> , ENA to GNDA .....	-0.3V to +6V
INB <sub>_</sub> , ENB to GNDB .....	-0.3V to +6V
OUTA <sub>_</sub> to GNDA .....	-0.3V to (V <sub>DDA</sub> + 0.3V)
OUTB <sub>_</sub> to GNDB .....	-0.3V to (V <sub>DDB</sub> + 0.3V)
Short-Circuit Duration (OUTA <sub>_</sub> to GNDA, OUTB <sub>_</sub> to GNDB) .....	Continuous

Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
Wide SOIC (derate 14.1mW/°C above +70°C) .....	1126.8mW
Narrow SOIC (derate 13.3mW/°C above +70°C) .....	1066.7mW
QSOP (derate 9.6mW/°C above +70°C) .....	771.5mW
Operating Temperature Range .....	-40°C to +125°C
Maximum Junction Temperature .....	+150°C
Storage Temperature Range .....	-65°C to +150°C
Lead Temperature (soldering, 10s) .....	+300°C
Soldering Temperature (reflow) .....	+260°C

## Package Thermal Characteristics (Note 1)

### Wide SOIC

Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> ) .....	71°C/W
Junction-to-Case Thermal Resistance (θ <sub>JC</sub> ) .....	23°C/W

### QSOP

Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> ) .....	103.7°C/W
Junction-to-Case Thermal Resistance (θ <sub>JC</sub> ) .....	37°C/W

### Narrow SOIC

Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> ) .....	75°C/W
Junction-to-Case Thermal Resistance (θ <sub>JC</sub> ) .....	24°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Electrical Characteristics

(V<sub>DDA</sub> - V<sub>GNDA</sub> = +1.71V to +5.5V, V<sub>DDB</sub> - V<sub>GNDB</sub> = +1.71V to +5.5V, C<sub>L</sub> = 15pF, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>DDA</sub> - V<sub>GNDA</sub> = +3.3V, V<sub>DDB</sub> - V<sub>GNDB</sub> = +3.3V, V<sub>GNDA</sub> = V<sub>GNDB</sub>, T<sub>A</sub> = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>POWER SUPPLY</b>						
Operating Supply Voltage	V <sub>DDA</sub>	Relative to GNDA	1.71		5.5	V
	V <sub>DDB</sub>	Relative to GNDB	1.71		5.5	V
Undervoltage Lockout Threshold	V <sub>UVLO_</sub>	V <sub>DD_</sub> rising	1.45	1.58	1.71	V
Undervoltage Lockout Threshold Hysteresis	V <sub>UVLO_</sub> HYST				50	mV

MAX14930–MAX14932,  
MAX14130–MAX14131

4-Channel, 1kV<sub>RMS</sub>, 2.75kV<sub>RMS</sub>  
and 3.75kV<sub>RMS</sub> Digital Isolators

### DC Electrical Characteristics (continued)

( $V_{DDA} - V_{GNDA} = +1.71V$  to  $+5.5V$ ,  $V_{DDB} - V_{GNDB} = +1.71V$  to  $+5.5V$ ,  $C_L = 15pF$ ,  $T_A = -40^\circ C$  to  $+125^\circ C$ , unless otherwise noted.  
Typical values are at  $V_{DDA} - V_{GNDA} = +3.3V$ ,  $V_{DDB} - V_{GNDB} = +3.3V$ ,  $V_{GNDA} = V_{GNDB}$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current (MAX14x30_)	I <sub>DDA</sub>	500kHz square wave	$V_{DDA} = 5V$	1.2	1.9	mA
			$V_{DDA} = 3.3V$	1.2	1.9	
			$V_{DDA} = 2.5V$	1.2	1.9	
			$V_{DDA} = 1.8V$	1.1	1.9	
		12.5MHz square wave (Note 3)	$V_{DDA} = 5V$	2.1	2.7	
			$V_{DDA} = 3.3V$	2	2.7	
			$V_{DDA} = 2.5V$	2	2.7	
			$V_{DDA} = 1.8V$	2	2.6	
		50MHz square wave (Note 3)	$V_{DDA} = 5V$	5	6.6	
			$V_{DDA} = 3.3V$	4.6	6.1	
			$V_{DDA} = 2.5V$	4.5	6.0	
			$V_{DDA} = 1.8V$	4.5	6.0	
	I <sub>DDB</sub>	500kHz square wave	$V_{DDB} = 5V$	8.1	11.2	
			$V_{DDB} = 3.3V$	7.9	11.1	
			$V_{DDB} = 2.5V$	7.9	11.0	
			$V_{DDB} = 1.8V$	7.7	10.8	
		12.5MHz square wave (Note 3)	$V_{DDB} = 5V$	12.8	15.9	
			$V_{DDB} = 3.3V$	11.1	14.2	
			$V_{DDB} = 2.5V$	10.2	13.4	
			$V_{DDB} = 1.8V$	9.4	12.4	
		50MHz square wave (Note 3)	$V_{DDB} = 5V$	27.2	35.4	
			$V_{DDB} = 3.3V$	21.7	27.8	
			$V_{DDB} = 2.5V$	17.6	23.0	
			$V_{DDB} = 1.8V$	14.4	18.9	

MAX14930–MAX14932,  
MAX14130–MAX14131

4-Channel, 1kV<sub>RMS</sub>, 2.75kV<sub>RMS</sub>  
and 3.75kV<sub>RMS</sub> Digital Isolators

### DC Electrical Characteristics (continued)

( $V_{DDA} - V_{GNDA} = +1.71V$  to  $+5.5V$ ,  $V_{DDB} - V_{GNDB} = +1.71V$  to  $+5.5V$ ,  $C_L = 15\text{pF}$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise noted.  
Typical values are at  $V_{DDA} - V_{GNDA} = +3.3V$ ,  $V_{DDB} - V_{GNDB} = +3.3V$ ,  $V_{GNDA} = V_{GNDB}$ ,  $T_A = +25^\circ\text{C}$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current (MAX14x31_)	I <sub>DDA</sub>	500kHz square wave	$V_{DDA} = 5V$	3.4	5.3	mA
			$V_{DDA} = 3.3V$	3.3	5.3	
			$V_{DDA} = 2.5V$	3.3	5.3	
			$V_{DDA} = 1.8V$	3.2	5.1	
		12.5MHz square wave (Note 3)	$V_{DDA} = 5V$	5.6	7.1	
			$V_{DDA} = 3.3V$	5	6.6	
			$V_{DDA} = 2.5V$	4.7	6.4	
			$V_{DDA} = 1.8V$	4.5	6.1	
		50MHz square wave (Note 3)	$V_{DDA} = 5V$	12.4	16.0	
			$V_{DDA} = 3.3V$	10.1	13.0	
			$V_{DDA} = 2.5V$	9.1	11.6	
			$V_{DDA} = 1.8V$	8.2	10.4	
	I <sub>DDB</sub>	500kHz square wave	$V_{DDB} = 5V$	6.5	9.2	
			$V_{DDB} = 3.3V$	6.4	9.1	
			$V_{DDB} = 2.5V$	6.3	9.1	
			$V_{DDB} = 1.8V$	6.2	8.9	
		12.5MHz square wave (Note 3)	$V_{DDB} = 5V$	10.3	12.8	
			$V_{DDB} = 3.3V$	8.9	11.6	
			$V_{DDB} = 2.5V$	8.2	11.0	
			$V_{DDB} = 1.8V$	7.6	10.3	
		50MHz square wave (Note 3)	$V_{DDB} = 5V$	22.7	29.1	
			$V_{DDB} = 3.3V$	17.7	23.0	
			$V_{DDB} = 2.5V$	14.7	19.4	
			$V_{DDB} = 1.8V$	11.9	15.9	

MAX14930–MAX14932,  
MAX14130–MAX14131

4-Channel, 1kV<sub>RMS</sub>, 2.75kV<sub>RMS</sub>  
and 3.75kV<sub>RMS</sub> Digital Isolators

### DC Electrical Characteristics (continued)

( $V_{DDA} - V_{GNDA} = +1.71V$  to  $+5.5V$ ,  $V_{DDB} - V_{GNDB} = +1.71V$  to  $+5.5V$ ,  $C_L = 15\text{pF}$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise noted.  
Typical values are at  $V_{DDA} - V_{GNDA} = +3.3V$ ,  $V_{DDB} - V_{GNDB} = +3.3V$ ,  $V_{GNDA} = V_{GNDB}$ ,  $T_A = +25^\circ\text{C}$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current (MAX14932_)	I <sub>DDA</sub>	500kHz square wave	$V_{DDA} = 5V$	5.2	7.2	mA
			$V_{DDA} = 3.3V$	5.2	7.2	
			$V_{DDA} = 2.5V$	5.2	7.2	
			$V_{DDA} = 1.8V$	5	7.0	
		12.5MHz square wave (Note 3)	$V_{DDA} = 5V$	8.2	10.0	
			$V_{DDA} = 3.3V$	7.2	9.1	
			$V_{DDA} = 2.5V$	6.7	8.7	
			$V_{DDA} = 1.8V$	6.3	8.2	
		50MHz square wave (Note 3)	$V_{DDA} = 5V$	18	18.6	
			$V_{DDA} = 3.3V$	14.2	15.1	
			$V_{DDA} = 2.5V$	12.3	13.6	
			$V_{DDA} = 1.8V$	10.5	12.1	
	I <sub>DDB</sub>	500kHz square wave	$V_{DDB} = 5V$	5.2	7.2	
			$V_{DDB} = 3.3V$	5.2	7.2	
			$V_{DDB} = 2.5V$	5.2	7.2	
			$V_{DDB} = 1.8V$	5	7.0	
		12.5MHz square wave (Note 3)	$V_{DDB} = 5V$	8.2	10.0	
			$V_{DDB} = 3.3V$	7.2	9.1	
			$V_{DDB} = 2.5V$	6.7	8.7	
			$V_{DDB} = 1.8V$	6.3	8.2	
		50MHz square wave (Note 3)	$V_{DDB} = 5V$	18	18.6	
			$V_{DDB} = 3.3V$	14.2	15.1	
			$V_{DDB} = 2.5V$	12.3	13.5	
			$V_{DDB} = 1.8V$	10.5	12.1	

### DC Electrical Characteristics (continued)

( $V_{DDA} - V_{GNDA} = +1.71V$  to  $+5.5V$ ,  $V_{DDB} - V_{GNDB} = +1.71V$  to  $+5.5V$ ,  $C_L = 15pF$ ,  $T_A = -40^\circ C$  to  $+125^\circ C$ , unless otherwise noted.  
Typical values are at  $V_{DDA} - V_{GNDA} = +3.3V$ ,  $V_{DDB} - V_{GNDB} = +3.3V$ ,  $V_{GNDA} = V_{GNDB}$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
<b>LOGIC INPUTS AND OUTPUTS</b>									
Input High Voltage	$V_{IH}$	ENA, INA_ relative to GNDA		0.7 x $V_{DDA}$		V			
		ENB, INB_ relative to GNDB		0.7 x $V_{DDB}$					
Input Low Voltage	$V_{IL}$	ENA, INA_ relative to GNDA	$1.71V \leq V_{DDA} \leq 1.89V$	0.6		V			
			$2.25V \leq V_{DDA} \leq 5.5V$	0.8					
		ENB, INB_ relative to GNDB	$1.71V \leq V_{DDB} \leq 1.89V$	0.6					
			$2.25V \leq V_{DDB} \leq 5.5V$	0.8					
Input Hysteresis	$V_{HYS}$	$V_{INA_}$ relative to GNDA or $V_{INB_}$ relative to GNDB	MAX1493_A/D	410		mV			
			MAX1493_B/E	410					
			MAX1493_C/F, MAX1413_F	80					
Input Leakage Current	$I_L$	$V_{INA_} = 0$ or $V_{DDA}$ , $V_{INB_} = 0$ or $V_{DDB}$		-1	+1		$\mu A$		
Input Capacitance	$C_{IN}$	INA_, INB_, f = 1MHz		2		$pF$			
EN_ Pullup Current	$I_{PU}$			-4	-2.3	-1	$\mu A$		
Output Voltage High	$V_{OH}$	$V_{OUTA_}$ relative to GNDA, $I_{OUTA_} = -4mA$ (Note 4)		$V_{DDA} -$ 0.4		V			
		$V_{OUTB_}$ relative to GNDB, $I_{OUTB_} = -4mA$ (Note 4)		$V_{DDB} -$ 0.4					
Output Voltage Low	$V_{OL}$	$V_{OUTA_}$ relative to GNDA, $I_{OUTA_} = 4mA$ (Note 4)		0.4		V			
		$V_{OUTB_}$ relative to GNDB, $I_{OUTB_} = 4mA$ (Note 4)		0.4					

### Dynamic Electrical Characteristics (MAX1493\_A/D)

( $V_{DDA} - V_{GNDA} = +1.71V$  to  $+5.5V$ ,  $V_{DDB} - V_{GNDB} = +1.71V$  to  $+5.5V$ ,  $C_L = 15pF$ ,  $T_A = -40^\circ C$  to  $+125^\circ C$ , unless otherwise noted. Typical values are at  $V_{DDA} - V_{GNDA} = +3.3V$ ,  $V_{DDB} - V_{GNDB} = +3.3V$ ,  $V_{GNDA} = V_{GNDB}$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
<b>INPUT AND OUTPUT CHANNELS</b>									
Common-Mode Transient Immunity	CMTI	IN <sub>—</sub> = GND <sub>—</sub> or V <sub>DD</sub> <sub>—</sub> (Note 5)		25		kV/μs			
Maximum Data Rate	DR <sub>MAX</sub>			1		Mbps			
Minimum Pulse Width	PW <sub>MIN</sub>	INA <sub>_</sub> to OUTB <sub>_</sub> , INB <sub>_</sub> to OUTA <sub>_</sub>		1		μs			
Glitch Rejection		INA <sub>_</sub> to OUTB <sub>_</sub> , INB <sub>_</sub> to OUTA <sub>_</sub>		32		ns			
Propagation Delay (Figure 1)	t <sub>PLH</sub>	INA <sub>_</sub> to OUTB <sub>_</sub> , INB <sub>_</sub> to OUTA <sub>_</sub> , C <sub>L</sub> = 15pF	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V	38.2	54.1	ns			
			3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V	38.7	54.6				
			2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V	39.7	55.6				
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	42.9	58.4				
	t <sub>PHL</sub>	INA <sub>_</sub> to OUTB <sub>_</sub> , INB <sub>_</sub> to OUTA <sub>_</sub> , C <sub>L</sub> = 15pF	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V	38.6	55.3				
			3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V	38.9	55.6				
			2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V	39.8	56.1				
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	42.3	60.2				
Pulse-Width Distortion	PWD	t <sub>PLH</sub> - t <sub>PHL</sub>	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V	0.4	4.5	ns			
			3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V	0.2	4.3				
			2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V	0.1	3.9				
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	0.6	4.7				
Propagation Delay Skew Part-to-Part (Same Channel)	t <sub>SPLH</sub>	t <sub>SPLH</sub>	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V	26.6		ns			
			3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V	26.6					
			2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V	26.6					
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	26.9					
	t <sub>SPHL</sub>	t <sub>SPHL</sub>	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V	27.9					
			3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V	27.7					
			2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V	27.6					
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	29.7					
Propagation Delay Skew Channel-to-Channel (Same Direction)	t <sub>SCSLH</sub>	t <sub>SCSLH</sub>	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V	6.7		ns			
			3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V	6.7					
			2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V	6.7					
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	6.7					
	t <sub>SCSHL</sub>	t <sub>SCSHL</sub>	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V	6.7					
			3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V	6.7					
			2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V	6.7					
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	6.7					

### Dynamic Electrical Characteristics (MAX1493\_A/D) (Continued)

( $V_{DDA} - V_{GNDA} = +1.71V$  to  $+5.5V$ ,  $V_{DDB} - V_{GNDB} = +1.71V$  to  $+5.5V$ ,  $C_L = 15pF$ ,  $T_A = -40^\circ C$  to  $+125^\circ C$ , unless otherwise noted. Typical values are at  $V_{DDA} - V_{GNDA} = +3.3V$ ,  $V_{DDB} - V_{GNDB} = +3.3V$ ,  $V_{GNDA} = V_{GNDB}$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay Skew Channel-to-Channel (Opposing Direction)	t <sub>SCOLH</sub>	4.5V ≤ $V_{DDA}$ , $V_{DDB} \leq 5.5V$		26.6		ns
		3.0V ≤ $V_{DDA}$ , $V_{DDB} \leq 3.6V$		26.6		
		2.25V ≤ $V_{DDA}$ , $V_{DDB} \leq 2.75V$		26.6		
		1.71V ≤ $V_{DDA}$ , $V_{DDB} \leq 1.89V$		26.9		
	t <sub>SCOHL</sub>	4.5V ≤ $V_{DDA}$ , $V_{DDB} \leq 5.5V$		27.9		
		3.0V ≤ $V_{DDA}$ , $V_{DDB} \leq 3.6V$		27.7		
		2.25V ≤ $V_{DDA}$ , $V_{DDB} \leq 2.75V$		27.6		
		1.71V ≤ $V_{DDA}$ , $V_{DDB} \leq 1.89V$		29.7		
Rise Time (Figure 1)	t <sub>R</sub>	OUTA_/ OUTB_/ 10% to 90%, $C_L = 15pF$	4.5V ≤ $V_{DDA}$ , $V_{DDB} \leq 5.5V$	2		ns
			3.0V ≤ $V_{DDA}$ , $V_{DDB} \leq 3.6V$	2		
			2.25V ≤ $V_{DDA}$ , $V_{DDB} \leq 2.75V$	2		
			1.71V ≤ $V_{DDA}$ , $V_{DDB} \leq 1.89V$	2		
Fall Time (Figure 1)	t <sub>F</sub>	OUTA_/ OUTB_/ 90% to 10%, $C_L = 15pF$	4.5V ≤ $V_{DDA}$ , $V_{DDB} \leq 5.5V$	2		ns
			3.0V ≤ $V_{DDA}$ , $V_{DDB} \leq 3.6V$	2		
			2.25V ≤ $V_{DDA}$ , $V_{DDB} \leq 2.75V$	2		
			1.71V ≤ $V_{DDA}$ , $V_{DDB} \leq 1.89V$	2		
Enable to Data Valid	t <sub>EN</sub>	ENA to OUTA_/ ENB to OUTB_/ $C_L = 15pF$	4.5V ≤ $V_{DDA}$ , $V_{DDB} \leq 5.5V$		5.1	ns
			3.0V ≤ $V_{DDA}$ , $V_{DDB} \leq 3.6V$		5.5	
			2.25V ≤ $V_{DDA}$ , $V_{DDB} \leq 2.75V$		6.7	
			1.71V ≤ $V_{DDA}$ , $V_{DDB} \leq 1.89V$		16.3	
Enable to Three-State	t <sub>TRI</sub>	ENA to OUTA_/ ENB to OUTB_/ $C_L = 15pF$	4.5V ≤ $V_{DDA}$ , $V_{DDB} \leq 5.5V$		2.7	ns
			3.0V ≤ $V_{DDA}$ , $V_{DDB} \leq 3.6V$		4.4	
			2.25V ≤ $V_{DDA}$ , $V_{DDB} \leq 2.75V$		7.0	
			1.71V ≤ $V_{DDA}$ , $V_{DDB} \leq 1.89V$		11.7	

### Dynamic Electrical Characteristics (MAX1493\_B/E)

( $V_{DDA} - V_{GNDA} = +1.71V$  to  $+5.5V$ ,  $V_{DDB} - V_{GNDB} = +1.71V$  to  $+5.5V$ ,  $C_L = 15pF$ ,  $T_A = -40^\circ C$  to  $+125^\circ C$ , unless otherwise noted. Typical values are at  $V_{DDA} - V_{GNDA} = +3.3V$ ,  $V_{DDB} - V_{GNDB} = +3.3V$ ,  $V_{GNDA} = V_{GNDB}$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>INPUT AND OUTPUT CHANNELS</b>						
Common-Mode Transient Immunity	CMTI	IN__ = GND_ or $V_{DD}_$ (Note 5)	25			kV/ $\mu$ s
Maximum Data Rate	DR <sub>MAX</sub>		25			Mbps
Minimum Pulse Width	PW <sub>MIN</sub>	INA_ to OUTB_, INB_ to OUTA_		40		ns
Glitch Rejection		INA_ to OUTB_, INB_ to OUTA_		15		ns
Propagation Delay (Figure 1)	t <sub>PLH</sub>	INA_ to OUTB_, INB_ to OUTA_, $C_L = 15pF$	4.5V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 5.5V$	20.9	27.5	ns
			3.0V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 3.6V$	21.4	28.7	
			2.25V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 2.75V$	22.4	31.2	
			1.71V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 1.89V$	25.7	36.9	
	t <sub>PHL</sub>	INA_ to OUTB_, INB_ to OUTA_, $C_L = 15pF$	4.5V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 5.5V$	21.1	28.8	
			3.0V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 3.6V$	21.5	29.8	
			2.25V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 2.75V$	22.3	31.9	
			1.71V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 1.89V$	24.9	37.4	
Pulse-Width Distortion	PWD	t <sub>PLH</sub> - t <sub>PHL</sub>	4.5V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 5.5V$	0.2	2.6	ns
			3.0V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 3.6V$	0.1	2.6	
			2.25V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 2.75V$	0.1	2.4	
			1.71V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 1.89V$	0.7	3.2	
Propagation Delay Skew Part-to-Part (Same Channel)	t <sub>SPLH</sub>	t <sub>SPLH</sub>	4.5V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 5.5V$		11.7	ns
			3.0V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 3.6V$		11.5	
			2.25V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 2.75V$		11.3	
			1.71V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 1.89V$		13.6	
	t <sub>SPHL</sub>	t <sub>SPHL</sub>	4.5V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 5.5V$		9.8	
			3.0V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 3.6V$		9.8	
			2.25V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 2.75V$		11.1	
			1.71V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 1.89V$		14.4	
Propagation Delay Skew Channel-to-Channel (Same Direction)	t <sub>SCSLH</sub>	t <sub>SCSLH</sub>	4.5V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 5.5V$		3	ns
			3.0V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 3.6V$		3	
			2.25V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 2.75V$		3	
			1.71V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 1.89V$		3	
	t <sub>SCSHL</sub>	t <sub>SCSHL</sub>	4.5V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 5.5V$		3	
			3.0V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 3.6V$		3	
			2.25V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 2.75V$		3	
			1.71V $\leq$ $V_{DDA}$ , $V_{DDB} \leq 1.89V$		3	

### Dynamic Electrical Characteristics (MAX1493\_B/E) (Continued)

( $V_{DDA} - V_{GNDA} = +1.71V$  to  $+5.5V$ ,  $V_{DDB} - V_{GNDB} = +1.71V$  to  $+5.5V$ ,  $C_L = 15pF$ ,  $T_A = -40^\circ C$  to  $+125^\circ C$ , unless otherwise noted. Typical values are at  $V_{DDA} - V_{GNDA} = +3.3V$ ,  $V_{DDB} - V_{GNDB} = +3.3V$ ,  $V_{GNDA} = V_{GNDB}$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay Skew Channel to Channel (Opposing Direction)	$t_{SCOLH}$	4.5V $\leq V_{DDA}, V_{DDB} \leq 5.5V$		11.7		ns
		3.0V $\leq V_{DDA}, V_{DDB} \leq 3.6V$		11.5		
		2.25V $\leq V_{DDA}, V_{DDB} \leq 2.75V$		11.3		
		1.71V $\leq V_{DDA}, V_{DDB} \leq 1.89V$		13.6		
	$t_{SCOHL}$	4.5V $\leq V_{DDA}, V_{DDB} \leq 5.5V$		9.8		
		3.0V $\leq V_{DDA}, V_{DDB} \leq 3.6V$		9.8		
		2.25V $\leq V_{DDA}, V_{DDB} \leq 2.75V$		11.1		
		1.71V $\leq V_{DDA}, V_{DDB} \leq 1.89V$		14.4		
Rise Time (Figure 1)	$t_R$	OUTA_ / OUTB_, 10% to 90%, $C_L = 15pF$	4.5V $\leq V_{DDA}, V_{DDB} \leq 5.5V$	2		ns
			3.0V $\leq V_{DDA}, V_{DDB} \leq 3.6V$	2		
			2.25V $\leq V_{DDA}, V_{DDB} \leq 2.75V$	2		
			1.71V $\leq V_{DDA}, V_{DDB} \leq 1.89V$	2		
Fall Time (Figure 1)	$t_F$	OUTA_ / OUTB_, 90% to 10%, $C_L = 15pF$	4.5V $\leq V_{DDA}, V_{DDB} \leq 5.5V$	2		ns
			3.0V $\leq V_{DDA}, V_{DDB} \leq 3.6V$	2		
			2.25V $\leq V_{DDA}, V_{DDB} \leq 2.75V$	2		
			1.71V $\leq V_{DDA}, V_{DDB} \leq 1.89V$	2		
Enable to Data Valid	$t_{EN}$	ENA to OUTA_, ENB to OUTB_, $C_L = 15pF$	4.5V $\leq V_{DDA}, V_{DDB} \leq 5.5V$	5.1		ns
			3.0V $\leq V_{DDA}, V_{DDB} \leq 3.6V$	5.5		
			2.25V $\leq V_{DDA}, V_{DDB} \leq 2.75V$	6.7		
			1.71V $\leq V_{DDA}, V_{DDB} \leq 1.89V$	16.3		
Enable to Three-State	$t_{TRI}$	ENA to OUTA_, ENB to OUTB_, $C_L = 15pF$	4.5V $\leq V_{DDA}, V_{DDB} \leq 5.5V$	2.7		ns
			3.0V $\leq V_{DDA}, V_{DDB} \leq 3.6V$	4.4		
			2.25V $\leq V_{DDA}, V_{DDB} \leq 2.75V$	7.0		
			1.71V $\leq V_{DDA}, V_{DDB} \leq 1.89V$	11.7		

### Dynamic Electrical Characteristics (MAX1493\_C/F, MAX1413\_F)

( $V_{DDA} - V_{GNDA} = +1.71V$  to  $+5.5V$ ,  $V_{DDB} - V_{GNDB} = +1.71V$  to  $+5.5V$ ,  $C_L = 15pF$ ,  $T_A = -40^\circ C$  to  $+125^\circ C$ , unless otherwise noted. Typical values are at  $V_{DDA} - V_{GNDA} = +3.3V$ ,  $V_{DDB} - V_{GNDB} = +3.3V$ ,  $V_{GNDA} = V_{GNDB}$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
<b>INPUT AND OUTPUT CHANNELS</b>								
Common-Mode Transient Immunity	CMTI	IN__ = GND_ or V <sub>DD</sub> _(Note 5)		25		kV/μs		
Maximum Data Rate	DR <sub>MAX</sub>			150		Mbps		
Minimum Pulse Width	PWMIN	INA_ to OUTB_, INB_ to OUTB_		6.67		ns		
Propagation Delay (Figure 1)	t <sub>PLH</sub>	INA_ to OUTB_, INB_ to OUTA_, $C_L = 15pF$	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V	5.1	7.5	ns		
			3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V	5.2	8.1			
			2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V	5.8	9.7			
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	8.1	14			
	t <sub>PHL</sub>	INA_ to OUTB_, INB_ to OUTA_, $C_L = 15pF$	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V	4.9	7.4			
			3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V	5.3	8.3			
			2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V	5.9	10.2			
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	8.2	14.9			
Pulse-Width Distortion	PWD	t <sub>PLH</sub> - t <sub>PHL</sub>	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V	0.2	1	ns		
			3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V	0.1	1			
			2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V	0.1	1			
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	0.1	1			
Propagation Delay Skew Part-to-Part (Same Channel)	t <sub>SPLH</sub>	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V 3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V 2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V 1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	3.0		ns			
			3.3					
			4.3					
			7.1					
	t <sub>SPHL</sub>	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V 3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V 2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V 1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	2.8					
			3.4					
			4.6					
			7.9					
Propagation Delay Skew Channel-to-Channel (Same Direction)	t <sub>SCSLH</sub>	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V 3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V 2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V 1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	0.9		ns			
			1.2					
			1.4					
			1.6					
	t <sub>SCSHL</sub>	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V 3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V 2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V 1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V	0.9					
			1.2					
			1.4					
			1.6					

### Dynamic Electrical Characteristics (MAX1493\_C/F, MAX1413\_F) (continued)

( $V_{DDA} - V_{GNDA} = +1.71V$  to  $+5.5V$ ,  $V_{DDB} - V_{GNDB} = +1.71V$  to  $+5.5V$ ,  $C_L = 15pF$ ,  $T_A = -40^\circ C$  to  $+125^\circ C$ , unless otherwise noted. Typical values are at  $V_{DDA} - V_{GNDA} = +3.3V$ ,  $V_{DDB} - V_{GNDB} = +3.3V$ ,  $V_{GNDA} = V_{GNDB}$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay Skew Channel-to-Channel (Opposing Direction)	$t_{SCOLH}$	$4.5V \leq V_{DDA}, V_{DDB} \leq 5.5V$		3		ns
		$3.0V \leq V_{DDA}, V_{DDB} \leq 3.6V$		3.3		
		$2.25V \leq V_{DDA}, V_{DDB} \leq 2.75V$		4.3		
		$1.71V \leq V_{DDA}, V_{DDB} \leq 1.89V$		7.1		
	$t_{SCOHL}$	$4.5V \leq V_{DDA}, V_{DDB} \leq 5.5V$		2.8		
		$3.0V \leq V_{DDA}, V_{DDB} \leq 3.6V$		3.4		
		$2.25V \leq V_{DDA}, V_{DDB} \leq 2.75V$		4.6		
		$1.71V \leq V_{DDA}, V_{DDB} \leq 1.89V$		7.9		
Rise Time (Figure 1)	$t_R$	$OUTA_-, OUTB_-, 10\% \text{ to } 90\%, C_L = 15pF$	$4.5V \leq V_{DDA}, V_{DDB} \leq 5.5V$	2		ns
			$3.0V \leq V_{DDA}, V_{DDB} \leq 3.6V$	2		
			$2.25V \leq V_{DDA}, V_{DDB} \leq 2.75V$	2		
			$1.71V \leq V_{DDA}, V_{DDB} \leq 1.89V$	2		
Fall Time (Figure 1)	$t_F$	$OUTA_-, OUTB_-, 90\% \text{ to } 10\%, C_L = 15pF$	$4.5V \leq V_{DDA}, V_{DDB} \leq 5.5V$	2		ns
			$3.0V \leq V_{DDA}, V_{DDB} \leq 3.6V$	2		
			$2.25V \leq V_{DDA}, V_{DDB} \leq 2.75V$	2		
			$1.71V \leq V_{DDA}, V_{DDB} \leq 1.89V$	2		
Enable to Data Valid	$t_{EN}$	$ENA \text{ to } OUTA_-, ENB \text{ to } OUTB_-, C_L = 15pF$	$4.5V \leq V_{DDA}, V_{DDB} \leq 5.5V$	5.1		ns
			$3.0V \leq V_{DDA}, V_{DDB} \leq 3.6V$	5.5		
			$2.25V \leq V_{DDA}, V_{DDB} \leq 2.75V$	6.7		
			$1.71V \leq V_{DDA}, V_{DDB} \leq 1.89V$	16.3		
Enable to Three-State	$t_{TRI}$	$ENA \text{ to } OUTA_-, ENB \text{ to } OUTB_-, C_L = 15pF$	$4.5V \leq V_{DDA}, V_{DDB} \leq 5.5V$	2.7		ns
			$3.0V \leq V_{DDA}, V_{DDB} \leq 3.6V$	4.4		
			$2.25V \leq V_{DDA}, V_{DDB} \leq 2.75V$	7.0		
			$V_{DDA}, V_{DDB} \leq 1.89V$	11.7		
Peak Eye Diagram Jitter	$T_{JIT(PK)}$	$V_{DDA}, V_{DDB} = 5.0V$		140		ps
		$V_{DDA}, V_{DDB} = 3.3V$		130		
		$V_{DDA}, V_{DDB} = 2.5V$		140		
		$V_{DDA}, V_{DDB} = 1.8V$		160		

## ESD Protection

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ESD		Human Body Model, all pins		±4		kV

**Note 2:** All devices are 100% production tested at T<sub>A</sub> = +125°C. Specifications over temperature are guaranteed by design.

**Note 3:** Not production tested. Guaranteed by design.

**Note 4:** All currents into the device are positive. All currents out of the device are negative.

**Note 5:** CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and GNDB (V<sub>CM</sub> = 1000V).

## Safety Regulatory Approvals

<b>UL</b>
The MAX14930–MAX14932 are certified under UL1577. For more details, refer to file E351759.
Rated up to 3750V <sub>RMS</sub> isolation voltage for single protection.
<b>cUL (Equivalent to CSA notice 5A)</b>
The MAX14930–MAX14932 are certified up to 3750V <sub>RMS</sub> for single protection. For more details, refer to file 351759.
<b>VDE</b>
VDE 0884-10 (Pending)

## IEC Insulation Testing

<b>TUV</b>
The MAX14930–MAX14932 are tested under TUV.
IEC 60950-1: Up to 630VP (443V <sub>RMS</sub> ) working voltage for basic insulation.
IEC 61010-1 (ed. 3): Up to 443V <sub>RMS</sub> working voltage for basic insulation. For details, see Technical Report number 095-72100581-100.
IEC 60601-1 (ed. 3): For details, see Technical Report number 095-72100581-200.
Basic Insulation 1 MOOP, 630V <sub>PK</sub> (443V <sub>RMS</sub> )
Withstand Isolation Voltage for 60s (Viso) 2750V <sub>RMS</sub>

MAX14930–MAX14932,  
MAX14130–MAX14131

4-Channel, 1kV<sub>RMS</sub>, 2.75kV<sub>RMS</sub>  
and 3.75kV<sub>RMS</sub> Digital Isolators

### MAX14930–MAX14932 Insulation Characteristics

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
Partial Discharge Test Voltage	V <sub>PR</sub>	Method B1 = V <sub>IORM</sub> × 1.875 (t = 1s, partial discharge < 5pC)	1182	V <sub>P</sub>
Maximum Repetitive Peak Isolation Voltage	V <sub>IORM</sub>		630	V <sub>P</sub>
Maximum Working Isolation Voltage	V <sub>IOWM</sub>		443	V <sub>RMS</sub>
Maximum Transient Isolation Voltage	V <sub>IOTM</sub>	t = 1s	4600 and 6000	V <sub>P</sub>
Maximum Withstand Isolation Voltage	V <sub>ISO</sub>	f <sub>SW</sub> = 60Hz, duration = 60s	2750 and 3750	V <sub>RMS</sub>
Maximum Surge Isolation Voltage	V <sub>IOSM</sub>	Basic insulation 1.2/50μs pulse	10	kV
Insulation Resistance	R <sub>S</sub>	T <sub>A</sub> = +150°C V <sub>IO</sub> = 500V	> 10 <sup>12</sup>	Ω
Barrier Capacitance Input to Output (Note 6)	C <sub>IO</sub>	f <sub>SW</sub> = 1MHz	2	pF
Minimum Creepage Distance	CPG	Wide SOIC	8	mm
		Narrow SOIC	4	
Minimum Clearance Distance	CLR	Wide SOIC	8	mm
		Narrow SOIC	4	
Internal Clearance		Distance through insulation	0.015	mm
Comparative Tracking Resistance Index	CTI	Material Group II (IEC 60112)	575	
Climatic Category			40/125/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	

Note 6. Capacitance is measured with all pins on side A and side B tied together.

### MAX14130–MAX14131 Insulation Characteristics

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
Partial Discharge Test Voltage	V <sub>PR</sub>	Method B1 = V <sub>IORM</sub> × 1.875 (t = 1s, partial discharge < 5pC)	795	V <sub>P</sub>
Maximum Repetitive Peak Isolation Voltage	V <sub>IORM</sub>		424	V <sub>P</sub>
Maximum Working Isolation Voltage	V <sub>IOWM</sub>		300	V <sub>RMS</sub>
Maximum Transient Isolation Voltage	V <sub>IOTM</sub>	t = 1s	1700	V <sub>P</sub>
Maximum Withstand Isolation Voltage	V <sub>ISO</sub>	(Note 7)	1000	V <sub>RMS</sub>
Maximum Surge Isolation Voltage	V <sub>IOSM</sub>	IEC 61000-4-5, 1.2/50μs	4	kV
Insulation Resistance	R <sub>S</sub>	T <sub>A</sub> = +150°C V <sub>IO</sub> = 500V	> 10 <sup>12</sup>	Ω
Barrier Capacitance Input to Output (Note 6)	C <sub>IO</sub>	f <sub>SW</sub> = 1MHz	2	pF
Minimum Creepage Distance	CPG	QSOP	3.8	mm
Minimum Clearance Distance	CLR	QSOP	3.8	mm
Internal Clearance		Distance through insulation	0.015	mm
Comparative Tracking Resistance Index	CTI	Material Group II (IEC 60112)	563	
Climatic Category			40/125/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	

Note 7. V<sub>ISO</sub> is production tested at 720V<sub>RMS</sub> for 1 sec and Guaranteed by Design for 1kV<sub>RMS</sub>.

**MAX14930–MAX14932,  
MAX14130–MAX14131**

**4-Channel, 1kV<sub>RMS</sub>, 2.75kV<sub>RMS</sub>  
and 3.75kV<sub>RMS</sub> Digital Isolators**














Figure 1. Test Circuit (A) and Timing Diagram (B)

## Typical Operating Characteristics

( $V_{DDA} - V_{GNDA} = +3.3V$ ,  $V_{DDB} - V_{GNDB} = +3.3V$ ,  $V_{GNDA} = V_{GNDB}$ ,  $T_A = +25^\circ\text{C}$ , unless otherwise noted.)



## Pin Configurations




## Pin Description

PIN			NAME	FUNCTION	VOLTAGE RELATIVE TO
MAX14x30	MAX14x31	MAX14932			
1	1	1	VDDA	Power Supply. Bypass VDDA with a 0.1µF ceramic capacitor as close as possible to the pin.	GNDA
2, 8	2, 8	2, 8	GNDA	Ground Reference for Side A	—
3	3	3	INA1	Logic Input 1 on Side A. INA1 corresponds to OUTB1.	GNDA
4	4	4	INA2	Logic Input 2 on Side A. INA2 corresponds to OUTB2.	GNDA
5	5	—	INA3	Logic Input 3 on Side A. INA3 corresponds to OUTB3.	GNDA
6	—	—	INA4	Logic Input 4 on Side A. INA4 corresponds to OUTB4.	GNDA
7	—	—	I.C.	Internally Connected. Leave unconnected or connect to GNDA or VDDA.	—
—	6	5	OUTA1	Logic Output 1 on Side A	GNDA
—	—	6	OUTA2	Logic Output 2 on Side A	GNDA
—	7	7	ENA	Active-High Enable for Side A. ENA has an internal 2µA pullup to VDDA.	GNDA
9, 15	9, 15	9, 15	GNDB	Ground Reference for Side B	—
10	10	10	ENB	Active-High Enable for Side B. ENB has an internal 2µA pullup to VDDA.	GNDB
11	—	—	OUTB4	Logic Output 4 on Side B	GNDB
—	11	12	INB1	Logic Input 1 on Side B. INB1 corresponds to OUTA1.	GNDB
—	—	11	INB2	Logic Input 2 on Side B. INB2 corresponds to OUTA2.	GNDB
12	12	—	OUTB3	Logic Output 3 on Side B	GNDB
13	13	13	OUTB2	Logic Output 2 on Side B	GNDB
14	14	14	OUTB1	Logic Output 1 on Side B	GNDB
16	16	16	VDDB	Power Supply. Bypass VDDB with a 0.1µF ceramic capacitor as close as possible to the pin.	GNDB

MAX14930–MAX14932,  
MAX14130–MAX14131

4-Channel, 1kV<sub>RMS</sub>, 2.75kV<sub>RMS</sub>  
and 3.75kV<sub>RMS</sub> Digital Isolators


### Typical Operating Circuit



MAX14930–MAX14932,  
MAX14130–MAX14131

4-Channel, 1kV<sub>RMS</sub>, 2.75kV<sub>RMS</sub>  
and 3.75kV<sub>RMS</sub> Digital Isolators

### Typical Operating Circuit (continued)



## Detailed Description

The MAX14930–MAX14932 and MAX14130–MAX14131 are a family of 4-channel digital isolators. The MAX14930–MAX14932 family transfers digital signals between circuits with different power domains. The devices are rated for up to 3.75kV<sub>RMS</sub> isolation voltage for 60 seconds. The MAX14130–MAX14131 are rated for up to 1kV<sub>RMS</sub> isolation voltage for 60 seconds. This family of digital isolators offers low-power operation, high electromagnetic interference (EMI) immunity, and stable temperature performance through Maxim's proprietary process technology. The devices isolate different ground domains and block high-voltage/high-current transients from sensitive or human interface circuitry.

The devices offer three unidirectional channel configurations for design convenience. The MAX14x30 features four channels transferring digital signals in one direction for applications such as isolated digital I/O. The MAX14x31 has three channels transmitting data in one direction and one channel transmitting in the opposite direction, making it ideal for applications such as isolated SPI and RS-485 communication. The MAX14932 provides further design flexibility with two channels in each direction for isolated RS-232 or other applications.

Devices are available with data rates from DC up to 1Mbps (A/D versions), 25Mbps (B/E versions), or 150Mbps (C/F versions). Each device can also be ordered with default-high or default-low outputs. This is the state an output will go to when the input side of the device is unpowered.

The devices have two supply inputs, V<sub>DDA</sub> and V<sub>DDB</sub>, that independently set the logic levels on either side of the device. V<sub>DDA</sub> and V<sub>DDB</sub> are referenced to GNDA and GNDB, respectively. The MAX14930–MAX14932 family also features a refresh circuit to ensure output accuracy when an input remains in the same state indefinitely.

## Digital Isolation

The MAX14930–MAX14932 family provides galvanic isolation for digital signals that are transmitted between two ground domains. Up to 630V<sub>PEAK</sub> of continuous isolation is supported, as well as transient differences of up to 3.75kV<sub>RMS</sub> for up to 60 seconds. The MAX14130–MAX14131 family provides galvanic isolation for digital signals that are transmitted between two ground domains. Up to 424V<sub>PEAK</sub> of continuous isolation is supported, as well as transient differences of up to 1kV<sub>RMS</sub> for up to 60 seconds.

## Level Shifting

The wide supply voltage range of both V<sub>DDA</sub> and V<sub>DDB</sub> allows the MAX14930–MAX14932 and MAX14130–MAX14131 family to be used for level translation in addition to isolation. V<sub>DDA</sub> and V<sub>DDB</sub> can be independently set to any voltage from 1.71V to 5.5V. The supply voltage sets the logic level on the corresponding side of the isolator.

## Unidirectional Channels

Each channel of the MAX14930–MAX14932 and MAX14130–MAX14131 is unidirectional; it only passes data in one direction, as indicated in the functional diagram. Each device features four unidirectional channels that operate independently with guaranteed data rates from DC up to 1Mbps (A/D versions), 25Mbps (B/E versions), or 150Mbps (C/F versions). The output driver of each channel is push-pull, eliminating the need for pullup resistors. The outputs are able to drive both TTL and CMOS logic inputs.

## Startup and Undervoltage Lockout

The V<sub>DDA</sub> and V<sub>DDB</sub> supplies are both internally monitored for undervoltage conditions. Undervoltage events can occur during power-up, power-down, or during normal operation due to a sagging supply voltage. When an undervoltage condition is detected on either supply, all outputs go to their default states regardless of the status of the inputs ([Table 1](#)). [Figure 2](#) through [Figure 5](#) show the behavior of the outputs during power-up and power-down.

## MAX14930–MAX14932, MAX14130–MAX14131

4-Channel, 1kV<sub>RMS</sub>, 2.75kV<sub>RMS</sub>  
and 3.75kV<sub>RMS</sub> Digital Isolators

**Table 1. Output Behavior Function Table**

VIN	VDDA	VDBB	ENA	ENB	VOUTA	VOUTB
1	Powered	Powered	1	1	1	1
			0	0	Hi-Z	Hi-Z
0	Powered	Powered	1	1	0	0
			0	0	Hi-Z	Hi-Z
X	Undervoltage	Powered	1	1	Default	Default
			0	0	Hi-Z	Hi-Z
X	Powered	Undervoltage	1	1	Default	Default
			0	0	Hi-Z	Hi-Z

**Note:** EN<sub>\_</sub> = 0 (Hi-Z Mode) takes precedence over the default value.




Figure 2. Undervoltage Lockout Behavior  
(MAX1493\_A/B/C High)




Figure 3. Undervoltage Lockout Behavior  
(MAX1493\_A/B/C Low)




Figure 4. Undervoltage Lockout Behavior  
(MAX1493\_D/E/F, MAX1413\_F High)




Figure 5. Undervoltage Lockout Behavior  
(MAX1493\_D/E/F, MAX1413\_F Low)

## Applications Information

### Power-Supply Sequencing

The MAX14930–MAX14932 and MAX14130–MAX14131 do not require special power-supply sequencing. The logic levels are set independently on either side by V<sub>DDA</sub> and V<sub>DDB</sub>. Each supply can be present over the entire

specified range regardless of the level or presence of the other supply.

### Power-Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass V<sub>DDA</sub> and V<sub>DDB</sub> with 0.1μF ceramic capacitors to GND<sub>A</sub> and GND<sub>B</sub>, respectively. Place the bypass capacitors as close to the power-supply input pins as possible.

MAX14930–MAX14932,  
MAX14130–MAX14131

4-Channel, 1kV<sub>RMS</sub>, 2.75kV<sub>RMS</sub>  
and 3.75kV<sub>RMS</sub> Digital Isolators

## Ordering Information and Selector Guide

PART	CHANNEL CONFIGURATION	DATA RATE (Mbps)	OUTPUT	ISOLATION VOLTAGE (kV <sub>RMS</sub> )	TEMP RANGE	PIN-PACKAGE
MAX14930AASE+	4/0	1	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14930AAWE+	4/0	1	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14930BASE+	4/0	25	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14930BAWE+	4/0	25	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14930CASE+	4/0	150	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14930CAWE+	4/0	150	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14930DASE+	4/0	1	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14930DAWE+	4/0	1	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14930EASE+	4/0	25	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14930EAWE+	4/0	25	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14930FASE+	4/0	150	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14930FASE+CZ0	4/0	150	Default Low	3.75	-40°C to +125°C	16 Narrow SOIC
MAX14930FAWE+	4/0	150	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14931AASE+	3/1	1	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14931AAWE+	3/1	1	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14931BASE+	3/1	25	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14931BAWE+	3/1	25	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14931CASE+	3/1	150	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14931CAWE+	3/1	150	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14931DASE+	3/1	1	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14931DAWE+	3/1	1	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14931EASE+	3/1	25	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14931EAWE+	3/1	25	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14931FASE+	3/1	150	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14931FASE+CZ1	3/1	150	Default Low	3.75	-40°C to +125°C	16 Narrow SOIC
MAX14931FAWE+	3/1	150	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14932AASE+	2/2	1	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14932AAWE+	2/2	1	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14932BASE+	2/2	25	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14932BAWE+	2/2	25	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14932CASE+	2/2	150	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14932CAWE+	2/2	150	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14932DASE+	2/2	1	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14932DAWE+	2/2	1	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14932EASE+	2/2	25	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14932EAWE+	2/2	25	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14932FASE+	2/2	150	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14932FAWE+	2/2	150	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14130FAEE+	4/0	150	Default Low	1	-40°C to +125°C	16 QSOP
MAX14130FAEE+T	4/0	150	Default Low	1	-40°C to +125°C	16 QSOP
MAX14131FAEE+T*	3/1	150	Default Low	1	-40°C to +125°C	16 QSOP
MAX14131FAEE+T*	3/1	150	Default Low	1	-40°C to +125°C	16 QSOP

+Denotes a lead(Pb)-free/RoHS-compliant package.

\*Future Product—Contact factory for availability.

---

MAX14930–MAX14932,  
MAX14130–MAX14131

4-Channel, 1kV<sub>RMS</sub>, 2.75kV<sub>RMS</sub>  
and 3.75kV<sub>RMS</sub> Digital Isolators

## Chip Information

PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 Wide SOIC	W16M+8	<a href="#">21-0042</a>	<a href="#">90-0107</a>
16 Narrow SOIC	S16M+11	<a href="#">21-0041</a>	<a href="#">90-0442</a>
16 QSOP	E16MS+1F	<a href="#">21-0055</a>	<a href="#">90-0167</a>

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/14	Initial release	—
1	12/14	Changed future product status on several parts in the <i>Ordering Information/Selector Guide</i> table. Changed “basic insulation” to “single protection” in <i>Safety Regulatory Approvals</i> table.	13, 22
2	3/15	Changed future product status for MAX14930FAWE+, MAX14931DASE+, MAX14932AAWE+, MAX14932BASE+, MAX14932DAWE+, MAX14932EAWE+, and MAX14932FAWE+	22
3	5/15	Added UL/cUL, TUV information, and fixed corresponding isolation parameters	1, 13-14, 16
4	10/15	Added 3.75kV versions: MAX14930FASE+CZ0 and MAX14931FASE+CZ1	1, 13, 14, 17-19, 22, 23
5	4/16	Fixed typos, updated <i>Safety Regulatory Approvals</i> table, and updated <i>Ordering Information and Selection Guide</i>	1, 13, 14, 22
6	5/16	Moved TUV information to new <i>IEC Insulation</i> section and updated Ordering Information table	1, 13, 22
7	7/16	Added MAX14130 and MAX14131 versions in QSOP package	1–4, 6, 11, 12, 14–16, 19–24

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at [www.maximintegrated.com](http://www.maximintegrated.com).

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*