

500MHz - 8000MHz

BVA2762

Device Features

- Integrate AMP1 + DSA + AMP2 Functionality
- 500 8000MHz Broadband Performance
- Wide VDD Range AMP1 & AMP2 : 4.0V to 5.25V DSA : 2.7V to 5.5V
- Low Current : 215mA @ 5V, 110mA @ 4V
- High Gain
 41.5dB @ 1.9GHz, 40.5dB @ 3.5GHz (VDD=5V)
 39.9dB @ 1.9GHz, 39.0dB @ 3.5GHz (VDD=4V)
- High OP1dB 21.3dBm @ 1.9GHz, 21.2dBm @ 3.5GHz (VDD=5V) 19.1dBm @ 1.9GHz, 19.5dBm @ 3.5GHz (VDD=4V)
- High OIP3 36.3dBm @ 1.9GHz, 35.6dBm @ 3.5GHz (VDD=5V) 31.3dBm @ 1.9GHz, 32.8dBm @ 3.5GHz (VDD=4V)
- Attenuation Range : Up to 31.75dB / 0.25dB step
- Safe attenuation state transitions
- Excellent attenuation accuracy ±(0.25 + 3% x ATT) @ 1.9GHz ±(0.25 + 5% x ATT) @ 3.5GHz
- Programming modes Serial mode only to minimize Control line
- 2bit Addressable function LE/DATA/CLK can be shared up to 4EA Chips
- Lead-free/RoHS2-compliant 32-lead 5mm x 5mm x 0.9mm QFN SMT package
 SMT package

Product Description

The BVA2762 is a wideband flat high gain and high linearity DVGA (Digitally controlled variable gain amplifier) operating from 500MHz to 8GHz.

The BVA2762 integrates a high performance digital step attenuator (DSA) and two high linearity, broadband gain block amplifier operating voltage 4.0V to 5.25V DC within AMP enable control using the small package (5x5mm QFN package).

Both DSA and gain block amplifiers in BVA2762 are internally matched to 50 Ohms and It is easy to use with minimum external matching components required.

The BVA2762 can control 7bit attenuation to 0.25dB step up to 31.75dB and initialize to the maximum attenuation setting on powerup until next programming word is inputted.

In addition, Internal DSA has a 2-bit addressable function, so it can share up to 4 DSA's Latch Enable (LE), DATA and CLOCK(CLK) pin. This has the advantage of reducing the number of IO pins when using multiple DSA or DVGA chip with addressable function.

The BVA2762 is targeted for use in wireless infrastructure, point-topoint, or can be used for any general purpose wireless application.



32-lead 5mm x 5mm x 0.9mm QFN

Figure 1. Package Type



Figure 2. Functional Block Diagram

Application

- 5G/4G/3G Wireless infrastructure and other high performance RF application
- Microwave and Satellite Radio
- General purpose Wireless

BeRex

•website: <u>www.berex.com</u>



500MHz - 8000MHz

BVA2762

Table 1. Electrical Specifications 1 @ VDD = 5V

Parame	ter	Condition	Min	Тур	Max	Unit
Operational Frequency	Range		500		8000	MHz
Gain ²		ATT = 0dB @ 3500MHz		40.5		dB
Attenuation Control ra	nge	0.25dB Step		0 - 31.75		dB
Attenuation Step				0.25		dB
	0.5GHz - 1GHz				\pm (0.25 + 2% of ATT setting)	
	1GHz - 2GHz				\pm (0.25 + 3% of ATT setting)	
	2GHz - 3GHz				\pm (0.25 + 3% of ATT setting)	
Attenuation Accuracy	3GHz - 4GHz	Any bit or bit combination			\pm (0.25 + 5% of ATT setting)	dB
	4GHz - 6GHz				\pm (0.25 + 5% of ATT setting)	
	6GHz - 8GHz				\pm (0.25 + 5% of ATT setting)	
	0.5GHz - 2GHz			-15		
	2GHz - 4GHz			-12		10
Input Return loss	4GHz - 6GHz	ATT = 0dB		-13		dB
	6GHz - 8GHz			-14		
	0.5GHz - 2GHz			-15		
Output Return loss	2GHz - 4GHz	ATT = 0dB		-12		dB
Output Return loss	4GHz - 6GHz			-10		ив
	6GHz - 8GHz			-10		
Output Power for 1dB	Compression	ATT = 0dB @ 3500MHz		21.2		dBm
Output Third Order Int	ercept Point ³	ATT = 0dB @ 3500MHz		35.6		dBm
Noise Figure		ATT = 0dB @ 3500MHz		1.8		dB
DSA Switching time		50% CTRL to 90% or 10% RF		500	800	ns
AMP Switching time		50% CTRL to 90% or 10% RF		150		ns
Maximum Spurious lev	el	Measured @ RF3, RF4 ports		< -145		dBm
Impedance				50		Ω

1. Device performance _ measured on a BeRex Evaluation board at 25°C, 50 Ω system, VDD=+5.0V, measure on Evaluation Board (AMP1 + DSA + AMP2)

2. Gain data has PCB & Connectors insertion loss de-embedded 3. OIP3 _ measured with two tones at an output of 5dBm per tone separated by 1MHz.



500MHz - 8000MHz

BVA2762

Paramet	er	Condition	Min	Тур	Max	Unit	
Operational Frequency Range			500		8000	MHz	
Gain ²		ATT = 0dB @ 3500MHz		39		dB	
Attenuation Control ra	nge	0.25dB Step		0 - 31.75		dB	
Attenuation Step				0.25		dB	
	0.5GHz - 1GHz				\pm (0.25 + 2% of ATT setting)		
	1GHz - 2GHz				\pm (0.25 + 3% of ATT setting)		
	2GHz - 3GHz				\pm (0.25 + 3% of ATT setting)	5	
Attenuation Accuracy	3GHz - 4GHz	Any bit or bit combination			\pm (0.25 + 5% of ATT setting)	dB	
	4GHz - 6GHz				\pm (0.25 + 5% of ATT setting)		
	6GHz - 8GHz				\pm (0.25 + 5% of ATT setting)		
	0.5GHz - 2GHz			-14			
	2GHz - 4GHz			-13		dB	
Input Return loss	4GHz - 6GHz	ATT = 0dB		-14			
	6GHz - 8GHz			-14			
	0.5GHz - 2GHz			-15			
Output Return loss	2GHz - 4GHz			-12			
Output Return loss	4GHz - 6GHz	ATT = 0dB		-10		dB	
	6GHz - 8GHz			-10			
Output Power for 1dB	Compression	ATT = 0dB @ 3500MHz		19.5		dBm	
Output Third Order Int	ercept Point ³	ATT = 0dB @ 3500MHz		32.8		dBm	
Noise Figure		ATT = 0dB @ 3500MHz		1.8		dB	
DSA Switching time		50% CTRL to 90% or 10% RF		500	800	ns	
AMP Switching time		50% CTRL to 90% or 10% RF		150		ns	
Maximum Spurious level		Measured @ DSA RF3, RF4 ports		< -145		dBm	
Impedance				50		Ω	

Device performance __measured on a BeRex Evaluation board at 25°C, 50 Ω system, VDD=+4.0V, measure on Evaluation Board (AMP1 + DSA + AMP2)
 Gain data has PCB & Connectors insertion loss de-embedded
 OIP3 _ measured with two tones at an output of 5dBm per tone separated by 1MHz.



500MHz - 8000MHz

BVA2762

Demoster	Frequency								
Parameter	900 ³	1800 ⁴	2140 ⁴	2650 ⁴	3500 ⁵	4650 ⁵	6300 ⁶	7200 ⁶	MHz
Gain ⁷	42.0	41.6	41.4	41.0	40.5	40.5	38.5	38.6	dB
S11	-26.4	-10.0	-9.5	-13.2	-10.1	-20.7	-16.3	-15.1	dB
S22	-16.4	-18.4	-26.6	-28.3	-13.5	-7.7	-8.5	-11.8	dB
OIP3 ⁸ @ ATT=0dB	36.7	36.7	35.1	35.4	35.6	36.5	34.0	33.6	dBm
OIP3 ⁸ @ ATT=15.75dB	36.2	35.1	34.6	33.8	33.3	32.8	31.6	31.8	dBm
P1dB	20.6	21.2	21.5	21.8	21.2	19.0	18.6	17.2	dBm
Noise Figure	1.5	1.5	1.5	1.5	1.8	2.0	2.3	2.8	dB

Table 3. Typical RF Performance (VDD = 5.0V)¹

Table 4. Typical RF Performance (VDD = 4.0V)²

Description	Frequency								
Parameter	900 ³	1800 ⁴	2140 ⁴	2650 ⁴	3500 ⁵	4650 ⁵	6300 ⁶	7200 ⁶	MHz
Gain ⁷	40.4	40.0	39.7	39.6	39.0	39.1	37.1	36.9	dB
\$11	-21.5	-8.0	-7.7	-11.1	-9.8	-16.5	-15.6	-11.6	dB
S22	-18.7	-20.0	-19.2	-22.0	-13.0	-9.9	-10.5	-13.8	dB
OIP3 ⁸ @ ATT=0dB	31.6	31.5	30.2	31.4	32.8	34.0	33.0	31.8	dBm
OIP3 ⁸ @ ATT=15.75dB	30.1	29.9	29.2	28.8	31.6	31.6	30.2	28.2	dBm
P1dB	18.8	19.2	19.0	19.8	19.5	17.6	17.1	15.8	dBm
Noise Figure	1.5	1.5	1.5	1.5	1.8	2.0	2.3	2.9	dB

1. Device performance _ measured on a BeRex evaluation board at 25°C, VDD=+5.0V, 50 Ω system. (AMP1 + DSA + AMP2)

2. Device performance _ measured on a BeRex evaluation board at 25°C, VDD=+4.0V, 50 Ω system. (AMP1 + DSA + AMP2)

900MHz measured with application circuit refer to table 11.
 1800MHz, 2140MHz, 2650MHz measured with application circuit refer to table 14.

5. 3500MHz, 4650MHz measured with application circuit refer to table 17.

6. 6300MHz, 7200MHz measured with application circuit refer to table 20.

7. Gain data has PCB & Connectors insertion loss de-embedded. 8. OIP3 measured with two tones at an output of 5dBm per tone separated by 1MHz





500MHz - 8000MHz

Table 5. Absolute Maximum Ratings

Parameter	Condition	Min	Тур	Max	Unit
Constant States of	AMP1 / AMP2			5.5	V
Supply Voltage	DSA			5.5	V
	AMP1 / AMP2			180	mA
Supply Current	DSA			1000	uA
	AMP Control Pin (AEN1, AEN2)	-0.3		5.25	V
Digital input voltage	DSA Control Pin (LE, DATA, CLK, P/S, A0, A1)	-0.3		3.6	V
	AMP1 / AMP2			15	dBm
Maximum input power	DSA			30	dBm
Storage Temperature		-55		150	°C
Junction Temperature			150		°C

Operation of this device above any of these parameters may result in permanent damage.

Table 6. Recommended Operating Conditions

Parameter	Condition	Min	Тур	Max	Unit
Frequency Range	AMP1 + DSA + AMP2	500		8000	MHz
	AMP1 & AMP2 VDD	4	5	5.25	V
Supply Voltage, VDD	DSA VDD	2.7		5.5	V
	AMP1 ON, AMP2 OFF @ VDD=5V		108		mA
-	AMP1 ON, AMP2 OFF @ VDD=4V		55		mA
-	AMP2 ON, AMP1 OFF @ VDD=5V		108		mA
	AMP2 ON, AMP1 OFF @ VDD=4V		55		mA
Current, IDD	AMP1 + AMP2 ON @ VDD=5V		215		mA
-	AMP1 + AMP2 ON @ VDD=4V		110		mA
-	AMP1 OFF + AMP2 OFF		5		mA
-	DSA		200		uA
AMP Control Voltage	AMP ON	0		0.6	V
[AEN1, AEN2]	AMP OFF	1.17		VDD	V
AEN1 & AEN2 pin Current	AMP OFF		150		uA
	Digital Input High	1.17		3.6	v
DSA Control Voltage	Digital Input Low	-0.3		0.6	V
DSA Control pin Current	Digital Input High			20	uA
Operating Temperature	AMP1 + DSA + AMP2	-40		105	°C

Specifications are not guaranteed over all recommended operating conditions.

BeRex

•email: <u>sales@berex.com</u>





500MHz - 8000MHz



Figure 3. Pin Configuration (Top View)

Table 7. Pin Description

Pin	Pin name	Description
3	RF4	DSA output port (Attenuator RF Output) This pin should be connected to RF5(Pin 5) with DC blocking capacitor.
5	RF5	AMP2 RF Input
8	AEN2	AMP2 Enable input. Amplifier is enabled when this pin is set to Low .
9	RF6	AMP2 RF Output This pin is a final RF output port. (AMP + DSA + AMP structure)
10	AMP2VDD	AMP2 DC power supply input
13	A1	Address bit A1 connection.
14	LE	Latch Enable input
15	CLK	Serial interface clock input
16	DATA	Serial interface data input
17	DSAVDD	DSA Power Supply input
18	P/S	Serial Mode Select. This pin have to be set to HIGH.
19	A0	Address bit A0 connection.
21	RF3	DSA input port (Attenuator RF Input)
23	RF2	AMP1 RF Output This pin should be connected to RF3(Pin 21) with DC blocking capacitor.
24	AMP1VDD	AMP1 DC power supply input
26	AEN1	AMP1 Enable input. Amplifier is enabled when this pin is set to Low .
28	RF1	AMP1 input port This pin is a main RF input port. (AMP + DSA + AMP structure)
1, 2, 4, 6, 7, 11, 12, 20, 22, 25, 27, 29, 30, 31, 32	GND	Ground, These pins must be connected to ground

•website: <u>www.berex.com</u>

•email: <u>sales@berex.com</u>



500MHz - 8000MHz

Programming Options

The BVA2762 is programmed to operate only in serial mode. It operates in serial mode when the P/S pin is High, and when P/S pin is low, the internal DSA is fixed as Max attenuation(31.75dB), so the P/S pin must be set to High to use the serial mode.

Serial Control Mode

The serial interface is a 7-bit shift register to shift in the data LSB (D0) first. It is controlled by three CMOS-compatible signals: DATA, CLK, and Latch Enable (LE).

Table 8. Truth Table for Serial Control Word

Digital Control Input								Attenuation
D7	D6	D5	D4	D3	D2	D1	D0	state
(MSB)							(LSB)	(dB)
LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW	0
LOW	LOW	LOW	LOW	LOW	LOW	LOW	HIGH	0.25
LOW	LOW	LOW	LOW	LOW	LOW	HIGH	LOW	0.5
LOW	LOW	LOW	LOW	LOW	HIGH	LOW	LOW	1.0
LOW	LOW	LOW	LOW	HIGH	LOW	LOW	LOW	2.0
LOW	LOW	LOW	HIGH	LOW	LOW	LOW	LOW	4.0
LOW	LOW	HIGH	LOW	LOW	LOW	LOW	LOW	8.0
LOW	HIGH	LOW	LOW	LOW	LOW	LOW	LOW	16.0
LOW	HIGH	31.75						

Figure 4. Serial Mode Timing Diagram



The serial interface is a 16-bit shift register made up of two words. The first 8-bit word is the Attenuation word, which controls the DSA state.

The second word is the address word, which uses only 2 of 8-bits that must match the hard wired A0-A1 programming in order to change the DSA state. If no external connections are made to A0–A1 then internally they will default to 00 due to internal pull down resistors.

If these 2 external preset address bits are not matched with the SPI loaded address bits then the current attenuator state will remain unchanged.

This allows up to 4 serial-controlled devices to be used on a single board, which share a common DATA, CLK and LE. (Figure 5)

Table 9. Serial Interface Timing Specifications

Symbol	Parameter	Min	Тур	Max	Unit
f _{CLK}	Serial data clock frequency			10	MHz
t _{AS}	Address setup time	100			ns
t _{AH}	Address hold time	100			ns
t _{PSS}	P/S setup time	100			ns
t _{PSH}	P/S hold time	100			ns
t _{ss}	Serial Data setup time	10			ns
t _{sH}	Serial Data hold time	10			ns
t _{scкн}	Serial clock high time	30			ns
t _{sckl}	Serial clock low time	30			ns
t _{LN}	LE setup time	10			ns
t _{LEW}	Minimum LE pulse width	30			ns

7



500MHz - 8000MHz

Figure 5. Multi Device Addressing Scheme using SPI



Table 10. Truth Table for Address Control Word

	ļ								
A7	A6	A5	A4	A3	A2	A1	A0	Address	Addr No.
(MSB)							(LSB)	Setting	
х	х	Х	х	х	х	LOW	LOW	00	Addr[0]
х	х	Х	х	х	х	LOW	HIGH	01	Addr[1]
х	х	Х	х	х	х	HIGH	LOW	10	Addr[2]
Х	х	Х	Х	Х	Х	HIGH	HIGH	11	Addr[3]

Serial Register Map

The BVA2762 can be programmed via the serial control on the rising edge of Latch Enable (LE) which loads the last 8-bits attenuation word and 8-bits address word in the SHIFT Register. Data is clocked in LSB(D0) first.

The shift register must be loaded while LE is kept LOW to prevent changing the attenuation value during data is inputted.

Figure 6. Serial Register Map LSB MSB Bits must be set to logic low [FIRST IN] Set to either Logic High or Low [LAST IN] Q0 Q15 Q14 Q13 Q12 Q11 Q10 Q9 Q8 Q7 Q6 Q5 Q4 Q3 Q2 Q1 A7 A5 A4 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 A6 A3 8 Bit Address Word 8 Bit Attenuation Word

The serial register consist of 16 bits as shown in Figure 6. First 8 bits from LSB are Attenuation word, 8 bits after that are Address word. The Attenuation word is DSA attenuation control bit and the Address word is static logical bit determined by A0 and A1 digital inputs. The attenuation word is derived directly from the value of the attenuation state. To find the attenuation word, multiply the value of the state by four because of 0.25dB step up to 31.75dB (total 127 Attenuation state), then convert to binary.

For example, to program attenuation 15.75dB state of Addr[3] BVA2762 :

Attenuation State	Address state
4 x 15.75 = 63	Digital input of A1, A0 pin = 11
63 -> 00111111	A7 - A0 : xxxxx11

Serial Data Input : xxxxxx1100111111

х	х	х	х	х	х	1	1	0	0	1	1	1	1	1	1
Α7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0

Power-Up state Settings

The BVA2762 will always initialize to the minimum Gain state (Max Attenuation = 31.75dB) on power-up and will remain in this setting until the user latches in the next programming word.

BeRex

•website: <u>www.berex.com</u>

•email: sales@berex.com

Specifications and information are subject to change without notice.



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit : 500 ~ 1100MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 11

Table 11. 500 ~ 1100MHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

Table 12. Typical IF Performance @ VDD = 5V

Parameter		Unit		
Parameter	500	700	900	MHz
Gain ¹	40.5	41.7	42.0	dB
S11	-12.0	-21.5	-26.4	dB
S22	-11.0	-17.9	-16.4	dB
OIP3 ² @ ATT=0dB	37.5	37.0	36.7	dBm
OIP3 ² @ ATT=15.75dB	37.1	36.9	36.2	dBm
P1dB	18.8	19.8	20.6	dBm
Noise Figure	1.5	1.5	1.5	dB

1. Gain data has PCB & Connectors insertion loss de-embedded

2. OIP3 _ measured with two tones at an output of 5dBm per tone separated by 1MHz.



Table 13. Typical IF Performance @ VDD = 4V

Devenueden		Unit		
Parameter	500	700	900	MHz
Gain ¹	39.3	40.3	40.4	dB
S11	-13.5	-23.4	-21.5	dB
S22	-12.7	-19.9	-18.7	dB
OIP3 ² @ ATT=0dB	31.3	31.8	31.6	dBm
OIP3 ² @ ATT=15.75dB	30.6	30.6	30.1	dBm
P1dB	17.1	18.1	18.8	dBm
Noise Figure	1.5	1.5	1.5	dB

1. Gain data has PCB & Connectors insertion loss de-embedded

2. OIP3 $_$ measured with two tones at an output of 5dBm per tone separated by 1MHz.





•website: <u>www.berex.com</u>

•email: sales@berex.com



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit : 500 ~ 1100MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 11



Figure 11. Input Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)



1.Min Gain was measured in the state is set with attenuation 31.75dB.



Figure 13. Output Return Loss vs. Frequency



BeRex

•website: <u>www.berex.com</u>

45 40 50 50 50 600 700 800 900 1,000 1,100 Frequency [MHz]

Figure 10. Gain vs. Frequency vs VDD

Max Gain States

Figure 12. Input Return Loss vs. Frequency Over Major Attenuation States









Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit : 500 ~ 1100MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 11



Figure 17. P1dB vs. Frequency vs VDD Over Temperature (Max Gain State)



Figure 18. Noise Figure vs. Frequency @ VDD = 5V Over Temperature (Max Gain State)



Figure 16. OIP3 vs. Frequency vs VDD (15.75dB Attenuation State)







BeRex

•website: <u>www.berex.com</u>



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit : 500 ~ 1100MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 11



Figure 22. Attenuation Error at 500MHz vs Temperature Over All Attenuation States







 Over Major Frequency

 2.5

 1.5

Figure 21. Attenuation Error vs Attenuation Setting



Figure 23. Attenuation Error at 700MHz vs Temperature Over All Attenuation States





•website: <u>www.berex.com</u>



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit:1.7~ 2.7GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 14

Table 14. 1.7 ~ 2.7GHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

Table 15. Typical RF Performance @ VDD = 5V

Deservator		Unit		
Parameter	1800	2140	2650	MHz
Gain ¹	41.6	41.4	41.0	dB
\$11	-10.0	-9.5	-13.2	dB
S22	-18.4	-26.6	-28.3	dB
OIP3 ² @ ATT=0dB	36.7	35.1	35.4	dBm
OIP3 ² @ ATT=15.75dB	35.1	34.6	33.8	dBm
P1dB	21.2	21.5	21.8	dBm
Noise Figure	1.5	1.5	1.5	dB

1. Gain data has PCB & Connectors insertion loss de-embedded

2. OIP3 _ measured with two tones at an output of 5dBm per tone separated by 1MHz.





Table 16. Typical RF Performance @ VDD = 4V

Descuelar		Unit		
Parameter	1800	2140	2650	MHz
Gain ¹	40.0	39.7	39.6	dB
\$11	-8.0	-7.7	-11.1	dB
S22	-20.0	-19.2	-22.0	dB
OIP3 ² @ ATT=0dB	31.5	30.2	31.4	dBm
OIP3 ² @ ATT=15.75dB	29.9	29.2	28.8	dBm
P1dB	19.2	19.0	19.8	dBm
Noise Figure	1.5	1.5	1.5	dB

1. Gain data has PCB & Connectors insertion loss de-embedded

2. OIP3 _ measured with two tones at an output of 5dBm per tone separated by 1MHz.



•website: <u>www.berex.com</u>

•email: <u>sales@berex.com</u>



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit:1.7 ~ 2.7GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 14



Figure 29. Input Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)



1.Min Gain was measured in the state is set with attenuation 31.75dB.



Figure 31. Output Return Loss vs. Frequency



BeRex



Figure 28. Gain vs. Frequency vs VDD

Max Gain States

Figure 30. Input Return Loss vs. Frequency



Figure 32. Output Return Loss vs. Frequency over Major Attenuation States



•email: sales@berex.com

Specifications and information are subject to change without notice.

•website: www.berex.com



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit:1.7 ~ 2.7GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 14



(15.75dB Attenuation State) 40 35 OIP3 [dBm] 30 +25°C @ 5V -40°C @ 5V +105°C @ 5V 25 +25°C @ 4V -40°C @ 4V +105°C @ 4V 20 1,700 2,700 1,900 2,100 2,300 2,500 Frequency [MHz]

Figure 34. OIP3 vs. Frequency vs. VDD

Figure 35. P1dB vs. Frequency vs. VDD Over Temperature (Max Gain State)











Frequency [MHz]

BeRex

•website: www.berex.com



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit:1.7 ~ 2.7GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 14



Figure 40. Attenuation Error at 1.8GHz vs Temperature Over All Attenuation States







Figure 39. Attenuation Error vs Attenuation Setting over Major Frequency (Max Gain State)



Figure 41. Attenuation Error at 2.14GHz vs Temperature Over All Attenuation States



•website: <u>www.berex.com</u>

Rev. 1.0



500MHz - 8000MHz

BVA2762

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit:3 ~ 5GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 17

Table 17. 3 ~ 5GHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

Table 18. Typical RF Performance @ VDD = 5V

Parameter		Unit		
Parameter	3500	3900	4650	MHz
Gain ¹	40.5	40.5	40.5	dB
\$11	-10.1	-13.1	-20.7	dB
S22	-13.5	-12.0	-7.7	dB
OIP3 ² @ ATT=0dB	35.6	35.2	36.5	dBm
OIP3 ² @ ATT=15.75dB	33.3	32.9	32.8	dBm
P1dB	21.2	20.2	19.0	dBm
Noise Figure	1.8	1.9	2.0	dB

1. Gain data has PCB & Connectors insertion loss de-embedded

2. OIP3 _ measured with two tones at an output of 5dBm per tone separated by 1MHz.



Table 19. Typical RF Performance @ VDD = 4V

Devenueden		Unit		
Parameter	3500	3900	4650	MHz
Gain ¹	39.0	39.1	39.1	dB
S11	-9.8	-11.2	-16.5	dB
S22	-13.0	-13.0	-9.9	dB
OIP3 ² @ ATT=0dB	32.8	33.1	34.0	dBm
OIP3 ² @ ATT=15.75dB	31.6	31.4	31.6	dBm
P1dB	19.5	19.1	17.6	dBm
Noise Figure	1.8	1.9	2.0	dB

1. Gain data has PCB & Connectors insertion loss de-embedded

2. OIP3 _ measured with two tones at an output of 5dBm per tone separated by 1MHz.

Figure 44. Gain vs. Frequency @ VDD = 4V over Temperature



•website: <u>www.berex.com</u>

•email: sales@berex.com

Specifications and information are subject to change without notice.



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit:3 ~ 5GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 17



Figure 47. Input Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)



1.Min Gain was measured in the state is set with attenuation 31.75dB.



Figure 49. Output Return Loss vs. Frequency



BeRex



5ν

Figure 46. Gain vs. Frequency vs VDD

Max Gain States

45

40

35

30

25

Gain [dB]

Figure 48. Input Return Loss vs. Frequency







•email: sales@berex.com

Specifications and information are subject to change without notice.

•website: www.berex.com



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit:3 ~ 5GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 17



Figure 53. P1dB vs. Frequency vs. VDD Over Temperature (Max Gain State)









3.800

4.200

Frequency [MHz]

4,600



Figure 52. OIP3 vs. Frequency vs. VDD

Over Temperature (15.75dB Attenuation State)

40

BeRex

•website: <u>www.berex.com</u>

•email: sales@berex.com

3,400

3,000

5,000

Specifications and information are subject to change without notice.



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit:3~ 5GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 17



Figure 58. Attenuation Error at 3.5GHz vs Temperature Over All Attenuation States











15

Attenuation Setting [dB]

20

25

30

0

5

10



•website: <u>www.berex.com</u>



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit:6 ~ 7.5GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 20

Table 20. 6 ~ 7.5GHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

The Capacitor locations(C1, C6) also can be changed according to the frequency band and bandwidth.

Table 21. Typical RF Performance @ VDD = 5V

Devenenter		Unit		
Parameter	6300	6800	7200	MHz
Gain ¹	38.5	38.2	38.6	dB
S11	-16.3	-17.2	-15.1	dB
S22	-8.5	-11.7	-11.8	dB
OIP3 ² @ ATT=0dB	34.0	33.8	33.6	dBm
OIP3 ² @ ATT=15.75dB	31.6	31.7	31.8	dBm
P1dB	18.6	17.5	17.2	dBm
Noise Figure	2.3	2.5	2.8	dB

1. Gain data has PCB & Connectors insertion loss de-embedded

2. OIP3 _ measured with two tones at an output of 5dBm per tone separated by 1MHz.



Table 22. Typical RF Performance @ VDD = 4V

2		Unit		
Parameter	6300	6800	7200	MHz
Gain ¹	37.1	36.6	36.9	dB
\$11	-15.6	-14.4	-11.6	dB
S22	-10.5	-13.6	-13.8	dB
OIP3 ² @ ATT=0dB	33.0	32.1	31.8	dBm
OIP3 ² @ ATT=15.75dB	30.2	29.4	28.2	dBm
P1dB	17.1	16.1	15.8	dBm
Noise Figure	2.3	2.6	2.9	dB

1. Gain data has PCB & Connectors insertion loss de-embedded

2. OIP3 _ measured with two tones at an output of 5dBm per tone separated by 1MHz.

Figure 62. Gain vs. Frequency @ VDD = 4V over Temperature



•website: <u>www.berex.com</u>

Specifications and information are subject to change without notice.



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit:6 ~ 7.5GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 20



Figure 65. Input Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)



1.Min Gain was measured in the state is set with attenuation 31.75dB.



Figure 67. Output Return Loss vs. Frequency





Frequency [MHz]

6,900

7,200

7,500

5V

6,600

6,300

Figure 64. Gain vs. Frequency vs VDD

Max Gain States

45

40

30

25

20

6,000

Gain [dB] 35







•website: www.berex.com

•email: sales@berex.com



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit:6~ 7.5GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 20



Figure 71. P1dB vs. Frequency vs. VDD Over Temperature (Max Gain State)









Figure 70. OIP3 vs. Frequency vs. VDD

(15.75dB Attenuation State)

40

35

Figure 73. Noise Figure vs. Frequency @ VDD = 4V Over Temperature



BeRex

•website: <u>www.berex.com</u>

Specifications and information are subject to change without notice.



Ultra Flat, High Gain Wideband DVGA with addressable function

500MHz - 8000MHz

Typical RF Performance Plot - BVA2762 EVK - PCB (Application Circuit:6~ 7.5GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 20



Figure 76. Attenuation Error at 6.3GHz vs Temperature Over All Attenuation States







Figure 75. Attenuation Error vs Attenuation Setting over Major Frequency (Max Gain State)



Figure 77. Attenuation Error at 6.8GHz vs Temperature Over All Attenuation States



•website: <u>www.berex.com</u>





500MHz - 8000MHz



Table 23. Application Circuit

	Application Circuit Values Example								
Frequen	icy band	500MHz ~ 1.1GHz	1.7GHz ~ 2.7GHz	3GHz ~ 5GHz	6GHz ~ 7.5GHz				
	L1	56nH	6.2nH	1.5nH	1nH				
	C5	NC	NC	0.2pF	0.3pF				
AMP1 Matching	C6	100pF	20pF	10pF	10pF				
	C13	100pF	20pF	10pF	10pF				
	C14	NC	NC	NC	NC				
	L2	56nH	6.2nH	3.3nH	1nH				
	C7	NC	NC	NC	0.3pF				
AMP2	C8	100pF	20pF	10pF	1pF				
Matching	С9	NC	NC	NC	NC				
	C4	100pF	20pF	10pF	0.5pF				
	C11	NC	NC	2.7nH	NC				

BeRex

•website: <u>www.berex.com</u>

•email: <u>sales@berex.com</u>



BVA2762

500MHz - 8000MHz

Figure 80. Evaluation Board PCB



[Top view]



[Bottom view]

Table 24. Bill of Material - Evaluation Board

No.	Part Number	Qty	Description	REMARK
1	L1, L2	2	Inductor 0402	Refer to Table 23
2	C1, C3, C12, C15	4	Capacitor 0402 100nF	
3	C2, C10	2	Capacitor 0402 100pF	
4	C4, C5, C6, C7, C8, C9, C11, C13, C14	9	Capacitor 0402	Refer to Table 23
5	J1	1	20pin Receptacle connector	2.54mm, female
6	J2	1	3pin Header	2.54mm, male
7	J3	1	3pin x 3 Header array	2.54mm, male
8	J4, J5	2	2pin Header	2.54mm, male
9	J6, J7	2	SMA_END_LAUNCH	RF SMA Connector

•website: <u>www.berex.com</u>

•email: sales@berex.com



500MHz - 8000MHz



Figure 81. Suggested PCB Land Pattern and PAD Layout

Figure 82. Evaluation Board PCB Layer Information



•website: <u>www.berex.com</u>

•email: <u>sales@berex.com</u>

Specifications and information are subject to change without notice.



500MHz - 8000MHz

BVA2762

Figure 83. Package Outline Dimension







NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-2009.
- 2. All dimensions are in millimeters.
- 3. N is the total number of terminals.
- 4. The location of the marked terminal #1 identifier is within the hatched area.
- ND and NE refer to the number of terminals each D and E side respectively.
- 6. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.3mm from the terminal tip. If the terminal has a radius on the other end of it, dimension b should not be measured in that radius area.
- 7. Coplanarity applies to the terminals and all other bottom surface metallization.

D	Dimension Table (Notes 1,2)						
Symbel Thickness	Min	Nominal	Max	Note			
A	0.80	0.90	1.00				
A1	0.00	0.02	0.05				
A3		0.20 Ref.					
b	0.15	0.25	0.30	6			
D		5.00 BSC					
E		5.00 BSC					
e							
D2	3.05	3.10	3.15				
E2	3.05	3.10	3.15				
К	0.2						
L	0.30	0.40	0.50				
۵۵۵		0.05					
bbb		0.10					
ccc		0.10					
ddd		0.05					
eee							
N		3					
ND		8		5			
NE		8		5			



500MHz - 8000MHz

BVA2762

Figure 84. Tape & Reel



Notes:

- 1. 10 sprocket hole pitch cumulative tolerance 0.2/-0.2
- 2. Camber not to exceed 1mm in 250mm.
- 3. Material : Black conductive Polystyrene.
- 4. Ao and Bo measured on a plane 0.3mm above the bottom of the pocket
- 5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
- 6. Pocket center position relative to sprocket hole center measured as true position center of pocket, not pocket hole center.
- 7. Pocket center and pocket hole center must be same position.

Packaging information:	
Tape Width	12mm
Reel Size	7″
Device Cavity Pitch	8mm

1K

Figure 85. Package Marking



Marking information:	
BVA2762	Device Name
YY	Year
ww	Work Week
ХХ	Wafer Run Number

•website: www.berex.com

•email: sales@berex.com

Devices Per Reel

Specifications and information are subject to change without notice.





500MHz - 8000MHz

Lead plating finish

100% Tin Matte finish

(All BeRex products undergoes a 1 hour, 150 degree C, Anneal bake to eliminate thin whisker growth concerns.)

MSL / ESD Rating

ESD Rating:	Class 1C
Value:	±1000V
Test:	Human Body Model (HBM)
Standard:	JEDEC Standard JS-001-2017
MSL Rating:	Level 1 at +260°C convection reflow
Standard:	JEDEC Standard J-STD-020



Proper ESD procedures should be followed when handling this device.

RoHS Compliance

This part is compliant with Restrictions on the use of certain Hazardous Substances in Electrical and Electronic Equipment (RoHS) Directive 2011/65/EU as amended by Directive 2015/863/EU.

This product also is compliant with a concentration of the Substances of Very High Concern (SVHC) candidate list which are contained in a quantity of less than 0.1%(w/w) in each components of a product and/or its packaging placed on the European Community market by the BeRex and Suppliers.

NATO CAGE code:

