

1.2W Audio Power Amplifier with Standby Mode Active High

- Operating from V_{cc} = 2.5V to 5.5V
- Rail-to-rail output
- 1.2W output power @ Vcc=5V. THD=1%. F=1kHz, with 8Ω load
- Ultra low consumption in standby mode (10nA)
- 75dB PSRR @ 217Hz from 2.5 to 5V
- Low pop & click
- Ultra low distortion (0.05%)
- Unity gain stable
- Flip-chip package 8 x 300µm bumps

Description

The TS4972 is an Audio Power Amplifier capable of delivering 1.6W of continuous RMS ouput power into a 4Ω load @ 5V.

This Audio Amplifier is exhibiting 0.1% distortion level (THD) from a 5V supply for a Pout = 250mW RMS. An external standby mode control reduces the supply current to less than 10nA. An internal shutdown protection is provided.

The TS4972 has been designed for high quality audio applications such as mobile phones and to minimize the number of external cumponents.

The unity-gain stable amplifier can be configured by external gain setting result.

Applications

- Mobile phones (cellular / cordless)
- P'JA:
- Lipto J/notebook computers
- Portable audio devices

Order Codes

Part Number **Temperature Range** Package Packing Marking TS4972I.JT -40, +85°C Flip-Chip Tape & Reel 4972 TS4972EIJT¹

1) Lead free Flip-Chip part number

Pin Connections (top view)



Absolute Maximum Ratings 1

Table 1: Key parameters and their absolute maximum ratings

Symbol	Parameter	Value	Unit				
VCC	Supply voltage ¹	6	V				
Vi	Input Voltage ²	G _{ND} to V _{CC}	V				
T _{oper}	Operating Free Air Temperature Range	-40 to + 85	°C				
T _{stg}	Storage Temperature	-65 to +150	°C				
Tj	Maximum Junction Temperature	150	°C				
R _{thja}	Thermal Resistance Junction to Ambient ³	200	°C/W				
Pd	Power Dissipation Internally Limited ⁴						
ESD	Human Body Model	2	kV				
ESD	Machine Model 200 V						
Latch-up	Latch-up Immunity Class A						
	Lead Temperature (soldering, 10sec) 250 °C						
	ges values are $$ measured with respect to the ground pin. gnitude of input signal must never exceed V_{CC} + 0.3V / G_ND - 0.3V	10	(C				
3) Device is	s protected in case of over temperature by a thermal shutdown active @ 150°C.						
4) Exceedi	ng the power derating curves during a long period, involves abnormal operating of	condition.					
Table 2: (Operating Conditions	005					

Table 2: Operating Conditions

Parameter	Value	Unit
Supply Voltage	2.5 to 5.5	V
Common Mode Input Voltage Range	G _{ND} to V _{CC} - 1.2V	V
Standby Voltage Input : Device ON Device OFF	$\begin{split} G_{ND} &\leq V_{STB} \leq 0.5V \\ V_{CC} &- 0.5V \leq V_{STB} \leq V_{CC} \end{split}$	v
Load Resistor	4 - 32	Ω
Thermal Resistance Junction to Ar ib ent 1	90	°C/W
	Supply Voltage Common Mode Input Voltage Range Standby Voltage Input : Device ON Device OFF Load Resistor	Supply Voltage2.5 to 5.5Common Mode Input Voltage Range G_{ND} to $V_{CC} - 1.2V$ Standby Voltage Input : Device ON Device OFF $G_{ND} \le V_{STB} \le 0.5V$ $V_{CC} - 0.5V \le V_{STB} \le V_{CC}$ Load Resistor $4 - 32$

Josolete 1) With Heat Sink Surface = 125mm²

2 Electrical Characteristics

Table 3: V_{CC} = +5V, GND = 0V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{CC}	Supply Current No input signal, no load		6	8	mA
I _{STANDBY}	Standby Current ¹ No input signal, Vstdby = Vcc, RL = 8Ω		10	1000	nA
Voo	Output Offset Voltage No input signal, RL = 8Ω		5	20	mV
Po	Output Power THD = 1% Max, f = 1kHz, RL = 8Ω		1.2		W
THD + N	Total Harmonic Distortion + Noise Po = 250mW rms, Gv = 2, 20Hz < f < 20kHz, RL = 8Ω		0.1		%
PSRR	Power Supply Rejection Ratio ² f = 217Hz, RL = 8Ω , RFeed = $22K\Omega$, Vripple = 200mV rms		75		dВ
Φ_{M}	Phase Margin at Unity Gain $R_L = 8\Omega$, $C_L = 500 pF$		70	20	Degrees
GM	Gain Margin R _L = 8Ω, C _L = 500pF		27		dB
GBP	Gain Bandwidth Product $R_L = 8\Omega$	$\left[O \right]$	2		MHz

1) Standby mode is actived when Vstdby is tied to Vcc

ĹΥ/

2) Dynamic measurements - 20*log(rms(Vout)/rms(Vripple)). Vripple is an ad 'eo Linu ; si gnal to Voc @ f = 217Hz

Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{cc}	Supply Current No input signal, no load		5.5	8	mA
ISTANDBY	Standby Current ¹ No input signal, Vstdby = Vcc, RL = 8Ω		10	1000	nA
Voo	Output Offset Voltage No input signal, RL = 8Ω		5	20	mV
Po	Output Power THD = 1% Max, f = 1kHz, RL = 8Ω		500		mW
THD + N	Total Harmonic Distortion + Noise Po = 250mW rms, Gv = 2, 20Hz < f < 20kHz, RL = 8Ω		0.1		%
PSRR	Power Supply Rejection Ratio ² f = 217Hz, RL = 8Ω , RFeed = $22K\Omega$, Vripple = 200mV rms		75		dB
Φ_{M}	Phase Margin at Unity Gain $R_L = 8\Omega$, $C_L = 500 pF$		70		DE tre 38
GM	Gain Margin $R_L = 8\Omega$, $C_L = 500pF$		20	26	dB
GBP	Gain Bandwidth Product $R_L = 8\Omega$	C	03		MHz

Table 4: V_{CC} = +3.3V, GND = 0V, T_{amb} = 25°C (unless otherwise specified)³⁾

1) Standby mode is actived when Vstdby is tied to Vcc

2) Dynamic measurements - 20*log(rms(Vout)/rms(Vripple)). Vripple is an added sinus signal to Vcc @ f = 217Hz

3. All electrical values are made by correlation between 2.6V and 5V measure net.t.

51

Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{CC}	Supply Current No input signal, no load		5.5	8	mA
ISTANDBY	Standby Current ¹ No input signal, Vstdby = Vcc, RL = 8Ω		10	1000	nA
Voo	Output Offset Voltage No input signal, RL = 8Ω		5	20	mV
Po	Output Power THD = 1% Max, f = 1kHz, RL = 8Ω		300		mW
THD + N	Total Harmonic Distortion + Noise Po = 200mW rms, Gv = 2, 20Hz < f < 20kHz, RL = 8Ω		0.1		%
PSRR	Power Supply Rejection Ratio ² f = 217Hz, RL = 8Ω , RFeed = 22K Ω , Vripple = 200mV rms		75		dB
Φ_{M}	Phase Margin at Unity Gain $R_L = 8\Omega$, $C_L = 500 pF$		70		ວດວາຍຈຣ
GM	Gain Margin $R_L = 8\Omega$, $C_L = 500pF$		20	OK	dB
GBP	Gain Bandwidth Product $R_L = 8\Omega$	0	0,5		MHz

Table 5: V_{CC} = 2.6V, GND = 0V, T_{amb} = 25°C (unless otherwise specified)

1) Standby mode is actived when Vstdby is tied to Vcc

2) Dynamic measurements - 20*log(rms(Vout)/rms(Vripple)). Vripple is an added sinu signal to Vcc @ f = 217Hz

Table 6: Components description

Components	Funct oncl Description		
Rin	verting input resistor which sets the class of loop gain in conjunction with Rfeed. This resistor also forms a high pass filter with Class (c = 1 / (2 x Pi x Rin x Cin))		
Cin	Input coupling capacitor within blocks the DC voltage at the amplifier input terminal		
Rfeed	Feed back resistor which sets the closed loop gain in conjunction with Rin		
Cs	Supply Bypas: caracitor which provides power supply filtering		
Cb	Bypass, vir, car actor which provides half supply filtering		
Cfeed	ow pashtilter capacitor allowing to cut the high frequency (row pass filter cut-off frequency 1 / (2 x Pi x Rfeed x Cfeed))		
Rstb	² ull-up resistor which fixes the right supply level on the standby pin		
Gv	Closed loop gain in BTL configuration = 2 x (Rfeed / Rin)		

Remarks:

- 1. All measurements, except PSRR measurements, are made with a supply bypass capacitor Cs = 100μ F.
- 2. External resistors are not needed for having better stability when supply @ Vcc down to 3V. By the way, the quiescent current remains the same.
- 3. The standby response time is about 1µs.

Figure 1: Open Loop Frequency Response



Figure 2: Open Loop Frequency Response







Figure 4: Open Loop Frequency Response











67/

Figure 7: Open Loop Frequency Response



Figure 8: Open Loop Frequency Response



Figure 9: Open Loop Frequency Nesponse



57/

Figure 10: Power Supply Rejection Ratio (PSRR) vs Power supply



Figure 11: Power Supply Rejection Ratio (PSRR) vs Bypass Capacitor



Figure 12: Power Supply Rejection Ratio (PSRR) vs Feedback Resistor



Figure 13: Power Supply Rejection Ratio (PSRR) vs Feedback Capacitor



Figure 14: Power Supply Rejection Ratio (PSRR) vs Input Capacitor



Figure 15: Pout @ THD + N = 1% \s Supply Voltage vs RL



Figure 16: Power Dissipation vs Pout



Figure 17: Power Dissipation vs Pout



Figure 18: Pout @ THD + N = 10% vs Supply Voltage vs RL



<u>ارک</u>

Figure 19: Power Dissipation vs Pout



Figure 20: Power Derating Curves



Figure 21: THD + N vs Output Power

57



Figure 22: THD + N vs Output Power











Figure 25: THD + N vs Output Power



Figure 26: THD + N vs Output Power







Figure 28: THD + N vs Output Power











67/

Figure 31: THD + N vs Output Power



Figure 32: THD + N vs Output Power





57



Figure 34: THD + N vs Output Power











Figure 37: THD + N vs Output Power



Figure 38: THD + N vs Output Power







Figure 40: THD + N vs Output Power











67/

Figure 43: THD + N vs Output Power



Figure 44: THD + N vs Output Power



Figure 45: THD + N vs Frequency

57



Figure 46: THD + N vs Frequency











Figure 49: THD + N vs Frequency











Figure 52: THD + N vs Frequency











<u>ارک</u>

Figure 55: THD + N vs Frequency



Figure 56: THD + N vs Frequency



Figure 57: THD + N vs Frequency

57



Figure 58: THD + N vs Frequency











Figure 61: THD + N vs Frequency



Figure 62: THD + N vs Frequency







Figure 64: THD + N vs Frequency











67/

Figure 67: THD + N vs Frequency



Figure 68: THD + N vs Frequency



Figure 69: Signal to Noise Ratio vs Power Supply with Unviei jb.ed Filter (20Hz to 20kHz)



<u>لرکا</u>

Figure 70: Signal to Noise Ratio vs Power Supply with Weighted Filter Type A



Figure 71: Frequency Response Gain vs Cin, & Cfeed



Figure 72: Signal to Noise Ratio vs Power Supply with Unweighted Filter (20Hz to 20kHz)







Figure 74: Current Consumption vs Power Supply Voltage



Figure 75: Current Consumption (s Standby Voltage @ Vcc = 5)



Figure 76: Current Consumption vs Standby Voltage @ Vcc = 2.6V



Figure 77: Clipping Voltage vs Power Surply Voltage and Load Resistor



Figure 78: Current Consumption vs Standby Voltage @ Vcc = 3.3V



57



Figure 79: Clipping Voltage vs Power Supply Voltage and Load Resistor

3 Application Information

Figure 80: Demoboard Schematic



Figure 81: Flip-Chip 300µm Demoboard Components S d





Figure 82: Flip-Chip 300µm Demoboard Top Solder Layer



Figure 83: Flip-Chip 300µm Demoboard Bottom Solder Layer



FIL Configuration Principle

The TC4C72 is a monolithic power amplifier with a BTL output type. BTL (Bridge Tied Load) means that each end of the load is connected to two single ended output amplifiers. Thus, we have :

Single ended output 1 = Vout1 = Vout (V) Single ended output 2 = Vout2 = -Vout (V)

And Vout1 - Vout2 = 2Vout (V)

The output power is:

$$Pout = \frac{(2 Vout_{RMS})^2}{R_L} (W)$$

- For the same power supply voltage, the output power in BTL configuration is four times higher than the output power in single ended configuration.
- Gain In Typical Application Schematic (cf. page 1)

In flat region (no effect of Cin), the output voltage of the first stage is:

Vout1 =
$$-Vin \frac{Rfeed}{Rin} (V)$$

For the second stage : Vout2 = -Vout1 (V)

The differential output voltage is:

Vout2 – Vout1 =
$$2Vin \frac{Rfce1}{Fin}$$
 (V)

The differential gain na net yain (Gv) for more convenient usa te is:

$$Gv = \frac{Vout2 - Vout1}{Vin} = 2 \frac{Rfeed}{Rin}$$

Romark Vout2 is in phase with Vin and Vout1 is 80 phased with Vin. It means that the positive terminal of the loudspeaker should be connected to Vout2 and the negative to Vout1.

Low and high frequency response

In low frequency region, the effect of Cin starts. Cin with Rin forms a high pass filter with a -3dB cut off frequency.

$$F_{CL} = \frac{1}{2\pi \operatorname{Rin} \operatorname{Cin}} (Hz)$$

In high frequency region, you can limit the bandwidth by adding a capacitor (Cfeed) in parallel on Rfeed. Its form a low pass filter with a -3dB cut off frequency.

$$FCH = \frac{1}{2\pi \text{ Rfeed Cfeed}} (Hz)$$

Power dissipation and efficiency

Hypothesis :

- Voltage and current in the load are sinusoidal (Vout and lout)
 - Supply voltage is a pure DC source (Vcc)

Regarding the load we have:

$$VOUT = V_{PEAK} \sin \omega t (V)$$

and

$$IOUT = \frac{VOUT}{RL} (A)$$

and

$$POUT = \frac{VPEAK^2}{2RL} (W)$$

Then, the average current delivered by the supply voltage is:

$$ICC_{AVG} = 2 \frac{V P E AK}{\pi R L} (A)$$

The power delivered by the supply voltage is $Psupply = Vcc \ Icc_{AVG}$ (W)

Then, the **power dissipated by the amplifier** is Pdiss = Psupply - Pout (W)

$$\mathsf{P}_{\mathsf{diss}} = \frac{2\sqrt{2\mathsf{Vcc}}}{\pi\sqrt{\mathsf{RL}}}\sqrt{\mathsf{POUT}} - \mathsf{POUT}(\mathsf{W})$$

and the maximum value is obtained when:

$$\frac{\partial \mathsf{Pdiss}}{\partial \mathsf{POUT}} = 0$$

and its value is:

$$Pdiss max = \frac{2 V cc^2}{\pi^2 R_L} (W)$$

Remark : This maximum value is only depending on power supply voltage and intervalues.

The **efficiency** is the atio between the output power and the pover supply

$$1 = \frac{POUT}{Psupply} = \frac{\pi V PEAK}{4 V cc}$$

The maximum theoretical value is reached when Vpeak = Vcc, so

$$\frac{\pi}{4} = 78.5\%$$

Decoupling of the circuit

Two capacitors are needed to bypass properly the TS4972, a power supply bypass capacitor Cs and a bias voltage bypass capacitor Cb.

Cs has especially an influence on the THD+N in high frequency (above 7kHz) and indirectly on the power supply disturbances.

With 100 μ F, you can expect similar THD+N performances like shown in the datasheet.

If Cs is lower than $100\mu F$, in high frequency increases, THD+N and disturbances on the power supply rail are less filtered.

To the contrary, if Cs is higher than $100\mu F,$ those disturbances on the power supply rail are more filtered.

Cb has an influence on THD+N in lower frequency, but its function is critical on the final result of PSRR with input grounded in lower frequency.

If Cb is lower than 1µF, THD+N increase in (wer) frequency (see THD+N vs frequency curves) and the PSRR worsens up

If Cb is higher than 1µF, the benefit on THD+N in lower frequency is small but the benefit on PSRR is substantial (see PCPK vs Co curve : fig.12).

Note that Cin has a non negligible effect on PSRR in lower frequency. Lower is its value, higher is the PSRR (see 'ig. 13).

Fop and Click performance

Pop and Click performance is intimately linked with the size of the input capacitor Cin and the bias voltage bypass capacitor Cb.

Size of Cin is due to the lower cut-off frequency and PSRR value requested. Size of Cb is due to THD+N and PSRR requested always in lower frequency.

Moreover, Cb determines the speed that the amplifier turns ON. The slower the speed is, the softer the turn ON noise is.

The charge time of Cb is directly proportional to the internal generator resistance $50k\Omega$.

Then, the charge time constant for Cb is

$\tau \mathbf{b} = \mathbf{50k} \Omega \mathbf{xCb} (\mathbf{s})$

As Cb is directly connected to the non-inverting input (pin 2 & 3) and if we want to minimize, in amplitude and duration, the output spike on Vout1 (pin 5), Cin must be charged faster than Cb. The charge time constant of Cin is

 τ in = (Rin+Rfeed)xCin (s)



Thus we have the relation τ **in** << τ **b** (s)

The respect of this relation permits to minimize the pop and click noise.

<u>Remark</u>: Minimize Cin and Cb has a benefit on pop and click phenomena but also on cost and size of the application.

<u>Example</u> : your target for the -3dB cut off frequency is 100 Hz. With Rin=Rfeed=22 k Ω , Cin=72nF (in fact 82nF or 100nF).

With $Cb=1\mu F$, if you choose the one of the latest two values of Cin, the pop and click phenomena at power supply ON or standby function ON/OFF will be very small

50 kΩx1µF >> 44kΩx100nF (50ms >> 4.4ms).

Increasing Cin value increases the pop and click phenomena to an unpleasant sound at power supply ON and standby function ON/OFF.

Why Cs is not important in pop and click consideration ?

Hypothesis :

- • Cs = 100µF
 - Supply voltage = 5V
 - Supply voltage internal resistor = 0.1Ω
 - Supply current of the amplifier Icc = 6mA

At power ON of the supply, the supply capacitor is charged through the internal power supply resistor. So, to reach 5V you need about five to ten times the charging time constraint on Cs (cs = 0.1xCs (s)).

Then, this time equal 50 μ s to 100μ s << τ b in the majority of application.

At power OFF of the supply, Cs is discharged by a constant current less. The discharge time from 5V to 0V of Cs is.

$$t_{DischCs} = \frac{5Cs}{1cc} = 83 \text{ ms}$$

Now, we must consider the discharge time of Cb. At power OFF or standby ON, Cb is discharged by a 100k Ω resistor. So the discharge time is about $\tau b_{Disch} \approx 3xCbx100k\Omega$ (s).

In the majority of application, Cb=1µF, then $\tau b_{Disch} \approx 300 ms >> t_{dischCs}$.

Power amplifier design examples

57

Given :

- Load impedance : 8Ω
 - Output power @ 1% THD+N : 0.5W
 - Input impedance : $10k\Omega$ min.
 - Input voltage peak to peak : 1Vpp
 - Bandwidth frequency : 20Hz to 20kHz (0, 3dB)
 - Ambient temperature max = 50°C
 - SO8 package

First of all, we must calculate the minimum power supply voltage to obtain 0.5W into 8Ω . With curves in fig. 15, we can read 3.5V. Thus, the power supply voltage value min. will be 3.5V.

Following the maximum power dissipation equation

$$Pdissmax = \frac{2 Vcc^2}{\pi^2 R_L} (W)$$

with 3.5V we have Pdissmax=0.31V/.

Refer to power derating curves (fig. 20), with 0.31W the maximum and cont temperature will be 100°C. This last value could be higher if you follow the example layout shown on the demoboard (better classification).

The gain of the amplifier in flat region will be:

$$Gv = \frac{V_{OUTPP}}{V_{INPP}} = \frac{2\sqrt{2RL P_{OUT}}}{V_{INPP}} = 5.65$$

We have Rin > 10k Ω . Let's take Rin = 10k Ω , then Rfeed = 28.25k Ω . We could use for Rfeed = 30k Ω in normalized value and the gain will be Gv = 6.

In lower frequency we want 20 Hz (-3dB cut off frequency). Then:

$$C_{IN} = \frac{1}{2\pi \text{ RinFcL}} = 795 \text{nF}$$

So, we could use for Cin a $1\mu F$ capacitor value which gives 16Hz.

In Higher frequency we want 20kHz (-3dB cut off frequency). The Gain Bandwidth Product of the TS4972 is 2MHz typical and doesn't change when the amplifier delivers power into the load. The first amplifier has a gain of:

$$\frac{\text{Rfeed}}{\text{Rin}} = 3$$

and the theoretical value of the -3dB cut-off higher frequency is 2MHz/3 = 660kHz.

We can keep this value or limit the bandwidth by adding a capacitor Cfeed, in parallel on Rfeed. Then:

$$CFEED = \frac{1}{2\pi RFEEDFCH} = 265pF$$

So, we could use for Cfeed a 220pF capacitor value that gives 24kHz.

Now, we can calculate the value of Cb with the formula τb = 50k Ωx Cb >> τin = (Rin+Rfeed)xCin which permits to reduce the pop and click effects. Then Cb >> 0.8µF.

We can choose for Cb a normalized value of 2.2 μ F that gives good results in THD+N and PSRR.

In the following tables, you could find three another examples with values required for the demoboard.

Application n°1 : 20Hz to 20kHz bandwidth and 6dB gain BTL power amplifier

Components:

Designator	Part Type
R1	22k / 0.125W
R4	22k / 0.125W
R6	Short Cicuit
R7	100k / 0.125v
R8	Short Circuit
C5	41 יחר 4
C6	100µF
C7	100nF
C9	Short Circuit
C10	Short Circuit
C12	1µF
S1, S2, S6, S7	2mm insulated Plug 10.16mm pitch
S8	3 pts connector 2.54mm pitch
P1	SMB Plug

Application n°2 : 20Hz to 20kHz bandwidth and 20dB gain BTL power amplifier

Components:

Designator	Part Type
R1	110k / 0.125W
R4	22k / 0.125W
R6	Short Cicuit
R7	100k / 0.125W
R8	Short Cicuit
C5	470nF
C6	100µF
C7	100nF
C9	Short Circuit
C10	Short Circui
C12	1µ′:
S1, S2, S6, S7	2mm insulated Plug 10.16mm pitch
S8	3 pts connector 2.54mm pitch
P	SMB Plug

Application n°3 : 50Hz to 10kHz bandwidth and 10dB gain BTL power amplifier

Components:

Designator	Part Type
R1	33k / 0.125W
R2	Short Circuit
R4	22k / 0.125W
R6	Short Cicuit
R7	100k / 0.125W
R8	Short Cicuit
C2	470pF
C5	150nF
C6	100µF
C7	100nF
C9	Short Circuit

Designator	Part Type
C10	Short Circuit
C12	1µF
S1, S2, S6, S7	2mm insulated Plug 10.16mm pitch
S8	3 pts connector 2.54mm pitch
P1	SMB Plug

Application n°4 : Differential inputs BTL power amplifier

In this configuration, we need to place these components : R1, R4, R5, R6, R7, C4, C5, C12.

We have also : R4 = R5, R1 = R6, C4 = C5.

The differential gain of the amplifier is:

$$GVDIFF = 2 \frac{R1}{R4}$$

Note : Due to the VICM range (see Operating Condition), GVDIFF must have a minimum value shown in figure 84.

Figure 84: Minimum Differential Gain vs Power Supply Voltage



For Vcc=5V, a 20Hz to 20kHz bandwidth and 20dB gain BTL power amplifier you could follow the bill of material below.

Components:

Designator	Part Type
R1	110k / 0.125W
R4	22k / 0.125W
R5	22k / 0.125W
R6	110k / 0.125W
R7	100k / 0.125W
R8	Short circuit
C4	470nF
C5	470nF
C6	100µF
C7	10 ^r /nF
C9	Sh ort Circuit
C10	Short Circuit
C12	1µF
S1 £2, 56 S7	2mm insulated Plug 10.16mm pitch
30	3 pts connector 2.54mm pitch
P1, P2	SMB Plug

Note on how to use the PSRR curves (page 7)

We have finished a design and we have chosen the components values :

- Rin=Rfeed=22kΩ
 - Cin=100nF
 - Cb=1µF

Now, on fig. 13, we can see the PSRR (input grounded) vs frequency curves. At 217Hz we have a PSRR value of -36dB.

In reality we want a value about -70dB. So, we need a gain of 34dB !

Now, on fig. 12 we can see the effect of Cb on the PSRR (input grounded) vs. frequency. With $Cb=100\mu F$, we can reach the -70dB value.

The process to obtain the final curve (Cb=100 μ F, Cin=100nF, Rin=Rfeed=22k Ω) is a simple transfer point by point on each frequency of the curve on fig. 13 to the curve on fig. 12.

The measurement result is shown on the next figure.

Vcc = 5, 3.3 & 2.6V -30 Rfeed = 22k, Rin = 22k $Rg = 100\Omega$, $RL = 8\Omega$ Cin-100nF $Tamb = 25^{\circ}C$ -40 Cb=1µF SRR (dB) -50 Cin=100nF -60 Cb=100µF -70 TIP. 10 100 10000 100000 F equency (Hz)

Figure 85: PSRR changes with Cb

Note on PSRR measurement

What is the PSRR?

The PSRR is the Power Supply Rejection Ratio. It's a kind of SVR in a determined frequency range. The PSRR of a device, is the ratio between a power supply disturbance and the result on the output. We can say that the PSRR is the ability of a device to minimize the impact of power supply disturbances to the output.

How we measure the PSRR ?

Figure 86: PSRR measurement schematic



Principle of operation

- We fixed the DC voltage s upply (Vcc)
 - We fixed the AC sinusoidal ripple voltage (Vripple)
 - No bypass capaci or Cs is used

The PSRR value for each frequency is:

$$PS.R(d3) = 20 \times Log_{10} \left[\frac{Rms(Vripple)}{Rms(Vs_{+} - Vs_{-})} \right]$$

Remark : The measure of the Rms voltage is not a Rms selective measure but a full range (2 Hz to 125 kHz) Rms measure. It means that we measure the effective Rms signal + the noise.



4 Mechanical Data



Figure 87: TS4972 Footprint Recommendation (Non Solder Mask Defined)

Figure 88: Top View Of The Daisy Chain Mechanical Data (all drawing. dir.ensions are in millimeters



Remails

Daisy chain sample is featuring pins connection two by two. The schematic above is illustrating the way connecting pins each other. This sample is used for testing continuity on board. PCB needs to be designed on the opposite way, where pin connections are not done on daisy chain samples. By that way, just connecting an Ohmeter between pin 8 and pin 1, the soldering process continuity can be tested.

Order Codes

Part Number	Temperature Range	Package	Marking	
Fait Nulliber	Temperature Kange	J	iniai kiriy	
TSDC03IJT	-40, +85°C	•	DC3	







5 Package Mechanical Data

5.1 Flip-Chip - 8 BUMPS



Figure 90: Pin Out (top view)

57

Figure 91. Marking (top view)



Revision History

Date	Revision	Description of Changes
January 2003	1	First Release
October 2004	2	Update Mechanical Data for Flip-Chip package

blier. Inform tion funished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use or construction have result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

> The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners

> > © 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Repubic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

C

