ZL50017 1 K Digital Switch



Data Sheet

November 2006

Features

- 1024 channel x 1024 channel non-blocking digital Time Division Multiplex (TDM) switch at 4.096, 8.192 or 16.384 Mbps
- 16 serial TDM input, 16 serial TDM output streams
- Output streams can be configured as bidirectional for connection to backplanes
- Exceptional input clock cycle to cycle variation tolerance (20 ns for all rates)
- Per-stream input bit delay with flexible sampling point selection
- Per-stream output bit and fractional bit advancement
- Per-channel constant or variable throughput delay for frame integrity and low latency applications
- Per-channel high impedance output control
- Per-channel message mode
- Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz
- Input frame pulses:61 ns, 122 ns, 244 ns
- Control interface compatible with Intel and Motorola 16-bit non-multiplexed buses
- Connection memory block programming

Ordering Information

ZL50017GAC ZL50017QCC ZL50017QCG1	256 Ball PBGA 256 Lead LQFP 256 Lead LQFP*	Trays Trays Trays, Bake & Drypack						
ZL50017GAG2	256 Ball PBGA**	Trays, Bake & Drypack						
	*Pb Free Matte Tin							
**Pb Free Tin/Silver/Copper								
-40°C to +85°C								

- Supports ST-BUS and GCI-Bus standards for input and output timing
- IEEE-1149.1 (JTAG) test port
- 3.3 V I/O with 5 V tolerant inputs; 1.8 V core voltage

Applications

- PBX and IP-PBX
- · Small and medium digital switching platforms
- Remote access servers and concentrators
- · Wireless base stations and controllers
- Multi service access platforms
- Digital Loop Carriers
- Computer Telephony Integration



Figure 1 - ZL50017 Functional Block Diagram

Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2004-2006, Zarlink Semiconductor Inc. All Rights Reserved.

Description

The ZL50017 is a maximum 1024 x 1024 channel non-blocking digital Time Division Multiplex (TDM) switch. It has sixteen input streams (STi0 - 15) and sixteen output streams (STio0 - 15). The device can switch 64 kbps and Nx64 kbps TDM channels from any input stream to any output stream. All of the input and output streams operate at the same data rate and can be programmed at any of the following data rates: 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. The output streams can be configured to operate in bi-directional mode, in which case STi0 - 15 will be ignored.

The device contains two types of internal memory - data memory and connection memory. There are three modes of operation - Connection Mode, Message Mode and high impedance mode. In Connection Mode, the contents of the connection memory define, for each output stream and channel, the source stream and channel (the actual data to be output is stored in the data memory). In Message Mode, the connection memory is used for the storage of microprocessor data. Using Zarlink's Message Mode capability, microprocessor data can be broadcast to the data output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other TDM devices. In high impedance mode the selected output channel can be put into a high impedance state.

The configurable non-multiplexed microprocessor port allows users to program various device operating modes and switching configurations. Users can employ the microprocessor port to perform register read/write, connection memory read/write and data memory read operations. The port is configurable to interface with either Motorola or Intel-type microprocessors.

The device also supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

Table of Contents

Features
Applications1
Description
Changes Summary
1.0 Pinout Diagrams
1.1 BGA Pinout
1.2 QFP Pinout
2.0 Pin Description
3.0 Device Overview
4.0 Data Rates and Timing
4.1 Input Clock (CKi) and Input Frame Pulse (FPi) Timing
4.2 ST-BUS and GCI-Bus Timing
5.0 Data Input Delay and Data Output Advancement
5.1 Input Bit Delay Programming
5.2 Input Bit Sampling Point Programming
5.3 Output Advancement Programming
5.4 Fractional Output Bit Advancement Programming
6.0 Data Delay Through the Switching Paths
6.1 Variable Delay Mode
6.2 Constant Delay Mode
7.0 Connection Memory Description
8.0 Connection Memory Block Programming
8.1 Memory Block Programming Procedure
9.0 Microprocessor Port
10.0 Device Reset and Initialization
10.1 Power-up Sequence
10.2 Device Initialization on Reset
10.3 Software Reset
11.0 JTAG Port 25 11.1 Test Access Port (TAP) 25
11.2 Instruction Register
11.3 Test Data Registers
11.4 BSDL
12.0 Register Address Mapping
13.0 Detailed Register Description
14.0 Memory
14.0 Memory Address Mappings
14.2 Connection Memory Low (CM_L) Bit Assignment
15.0 DC Parameters
16.0 AC Parameters

List of Figures

Figure 1 - ZL50017 Functional Block Diagram	. 1
Figure 2 - ZL50017 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)	. 7
Figure 3 - ZL50017 256-Lead 28 mm x 28 mm LQFP (top view)	
Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR	15
Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR	
Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR	16
Figure 7 - Input Bit Delay Timing Diagram (ST-BUS).	18
Figure 8 - Input Bit Sampling Point Programming	19
Figure 9 - Input Bit Delay and Factional Sampling Point	
Figure 10 - Output Bit Advancement Timing Diagram (ST-BUS)	21
Figure 11 - Output Fractional Bit Advancement Timing Diagram (ST-BUS).	
Figure 12 - Data Throughput Delay for Variable Delay	22
Figure 13 - Data Throughput Delay for Constant Delay	23
Figure 14 - Timing Parameter Measurement Voltage Levels	38
Figure 15 - Motorola Non-Multiplexed Bus Timing - Read Access	39
Figure 16 - Motorola Non-Multiplexed Bus Timing - Write Access.	40
Figure 17 - Intel Non-Multiplexed Bus Timing - Read Access	41
Figure 18 - Intel Non-Multiplexed Bus Timing - Write Access	42
Figure 19 - JTAG Test Port Timing Diagram	43
Figure 20 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS).	45
Figure 21 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)	45
Figure 22 - ST-BUS Input and Output Timing Diagram when Operated at 2, 4, 8 and 16 Mbps	47
Figure 23 - GCI-Bus Input and Output Timing Diagram when Operated at 2, 4, 8 and 16 Mbps	48

List of Tables

Table 1 - Delay for Variable Delay Mode Image: Comparison of the second secon	22
Table 2 - Connection Memory Low After Block Programming Image: Connection Memory Low After Block Programming	
Table 3 - Address Map for Registers (A13 = 0)	27
Table 4 - Control Register (CR) Bits.	28
Table 5 - Internal Mode Selection Register (IMS) Bits	30
Table 6 - Software Reset Register (SRR) Bits	
Table 7 - Data Rate Selection Register	
Table 8 - Internal Flag Register (IFR) Bits - Read Only	
Table 9 - Stream Input Control Register 0 - 15 (SICR0 - 15) Bits.	
Table 10 - Stream Output Control Register 0 - 15 (SOCR0 - 15) Bits	33
Table 11 - Address Map for Memory Locations (A13 = 1)	
Table 12 - Connection Memory Low (CM L) Bit Assignment when CMM = 0	35
Table 13 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1	

Changes Summary

The following table captures the changes from January 2006 to November 2006.

Page	Item	Change
1		Updated Ordering Information.

The following table captures the changes from the October 2004 issue.

Page	Item	Change		
13	Pin Description "STio 0 - 15" on page 13	Clarified STio 0-15 pin description.		

1.0 Pinout Diagrams

1.1 **BGA** Pinout

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
А	$V_{\rm SS}$	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	V _{SS}	A
в	NC	STi10	STi5	STi4	NC	STi0	NC	NC	V _{DD_} corea	FPi	СКі	IC_Open	IC_Open	IC_GND	ODE	NC	в
с	NC	STi9	V _{SS}	STi7	STi6	STi1	NC	NC	V _{SS}	IC_Open	IC_Open	IC_Open	IC_GND	V _{SS}	STio15	NC	с
D	NC	STi11	V _{DD_IO}	STi3	STi2	NC	NC	NC	NC	V _{SS}	NC	IC_GND	STio13	V _{DD_IO}	STio14	NC	D
E	NC	STi14	STi8	V _{DD_IO}	V _{SS}	V _{DD} _ core	NC	NC	NC	NC	V _{DD} _ core	V _{SS}	V _{DD_IO}	STio12	NC	NC	E
F	NC	STi15	STi12	STi13	V _{DD_IO}	V _{DD} _ core	V _{DD} _ core	V _{SS}	V _{SS}	V _{DD} _ core	V _{DD} _ core	V _{DD_IO}	IC_Open	NC	NC	NC	F
G	NC	RESET	IC_GND	IC_Open	TDo	V _{DD_IO}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DD_IO}	A12	A13	NC	NC	NC	G
н	NC	V _{SS}	V _{SS}	V _{DD} _ corea	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	A7	A9	A10	NC	A11	NC	н
J	NC	V _{DD_IOA}	V _{DD_IOA}	V _{SS}	V _{SS}	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	A3	A4	A5	A8	A6	NC	J
к	NC	V _{SS}	TMS	V _{SS}	V _{DD_} corea	V _{DD_IO}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DD_IO}	IC_Open	A0	A2	A1	NC	к
L	NC	V _{DD} _ corea	TRST	тск	V _{DD_IO}	V _{DD} _ core	V _{DD} _ core	V _{SS}	V _{SS}	V _{DD} _ core	V _{DD} _ core	V _{DD_IO}	STio10	STio11	STio9	NC	L
м	NC	NC	TDi	D0	V _{SS}	V _{DD} _ core	V _{DD} _ core	D6	D10	V _{DD} core	V _{DD} _ core	V _{SS}	MOT _INTEL	MODE_ 4M0	STio8	NC	м
N	NC	NC	V _{DD_IO}	STio0	NC	D1	D5	D7	D11	D13	R/W _WR	DTA_ RDY	STio4	V _{DD_IO}	NC	NC	N
Ρ	NC	NC	V _{SS}	STio1	STio3	NC	D3	D8	D14	NC	STio5	NC	NC	V _{SS}	NC	NC	Ρ
R	NC	NC	NC	STio2	NC	D2	D4	D9	D12	D15	CS	DS_RD	MODE_ 4M1	STio6	STio7	NC	R
т	V_{SS}	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	V _{SS}	т
L	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	_

Note: A1 corner identified by metallized marking. **Note:** Pinout is shown as viewed through top of package.

Figure 2 - ZL50017 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)

Data Sheet

1.2 QFP Pinout



Figure 3 - ZL50017 256-Lead 28 mm x 28 mm LQFP (top view)

2.0 Pin Description

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
E6, E11, F6, F7, F10, F11, L6, L7, L10, L11, M6, M7, M10, M11	19, 33, 45, 83, 95, 109, 146, 173, 213, 233	V _{DD_CORE}	Power Supply for the core logic: +1.8 V
H4, K5, B9, L2	217, 231, 157, 224	V _{DD_COREA}	Power Supply for analog circuitry: +1.8 V
D3, D14, E4, E13, F5, F12, G6, G11, K6, K11, L5, L12, N3, N14	5, 15, 29, 49, 57, 69, 79, 101, 113, 121, 133, 143, 160, 169, 177, 186, 195, 207, 241, 249	V _{DD_IO}	Power Supply for I/O: +3.3 V
J2, J3	220, 226	V _{DD_IOA}	Power Supply for the CKo5 and CKo3 outputs: +3.3 V
A1, A16, C3, C9, C14, D10, E5, E12, F8, F9, G7, G8, G9, G10, H2, H3, H6, H7, H8, H9, H10, J4, J5, J7, J8, J9, J10, K2, K4, K7, K8, K9, K10, L8, L9, M5, M12, P3, P14, T1, T16	8, 17, 21, 31, 35, 47, 50, 60, 71, 81, 85, 97, 103, 111, 114, 123, 142, 145, 147, 156, 158, 162, 171, 175, 178, 188, 199, 209, 214, 216, 218, 222, 223, 228, 230, 232, 235, 242, 251	V _{SS}	Ground

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
K3	234	TMS	Test Mode Select (5 V-Tolerant Input with Internal Pull-up) JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up resistor when it is not driven.
L4	238	ТСК	Test Clock (5 V-Tolerant Schmitt-Triggered Input with InternalPull-up)Provides the clock to the JTAG test logic.
L3	239	TRST	Test Reset (5 V-Tolerant Input with Internal Pull-up) Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation.
М3	240	TDi	Test Serial Data In (5 V-Tolerant Input with Internal Pull-up) JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up resistor when it is not driven.
G5	212	TDo	Test Serial Data Out (5 V-Tolerant Three-state Output) JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG is not enabled.
B12, B13, C10, C11, F13, G4, K12, C12,	80, 105, 150, 151, 152, 153, 210, 149	IC_Open	Internal Test Mode (5 V-Tolerant Input with Internal Pull-down) These pins may be left unconnected.
G3, D12, C13, B14	144, 107, 148, 208	IC_GND	Internal Test Mode Enable (5 V-Tolerant Input) These pins MUST be low.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
A8, A9, A14,	61, 62,	NC	No Connect
A15, E10,	63, 64,		These pins MUST be left unconnected.
M2, N2, P2,	65, 66,		
P16, R2,	67, 68,		
R16, T6, T7,	134, 135,		
T8, T9, T10,	136, 137,		
T11, T12,	138, 139,		
T13, T14,	140, 215,		
T15, D16,	219, 225,		
E16, C16,	229, 236,		
B16, A13,	237, 125,		
A12, A10,	126, 127,		
A11, N1,	128, 129,		
M1, P1, R1,	130, 131,		
T2, T3, T5,	132, 253,		
T4, N16,	254, 255,		
M16, L16,	256, 1, 2,		
K16, H16,	3, 4, 75,		
J16, G16,	76, 77,		
F16,D9, E8,	78, 119,		
C8, E7, D6,	120, 122,		
H5, P10,	124,159,		
G15, G14,	124,135, 163, 165,		
E15, F14,	167, 176,		
H14, D11,	221, 43,		
F15, B7, C7,	102, 106,		
B5, J6, R3,	110, 112,		
P6, R5, N5,	100, 104,		
P12, N15,	108, 170,		
P13, P15,	172, 174,		
E1, D1, G1,	227, 11,		
F1, J1, H1,	12, 13,		
K1, L1, A7,	12, 13, 14, 55,		
A5, A6, A4,	56, 58,		
A3, A2, C1,	59, 243,		
B1, E9, D8,	244, 245,		
B1, L9, D0, B8, D7	244, 243, 246, 247,		
	240, 247, 248, 250,		
	240, 230, 252, 189,		
	190, 191,		
	190, 191, 192, 193,		
	192, 193, 194, 196,		
	194, 190, 197, 161,		
	164, 166,		
	168		
	100		

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
M14, R13	46, 48	MODE_4M0, MODE_4M1	4 M Input Clock Mode 0 to 1 (5 V-Tolerant Input with internal pull-down) These two pins should be tied together.
			MODE MODEOperation
			0 0 CKi = 8.192 MHz or 16.384 MHz
			1 1 CKi = 4.096 MHz
			0 1 Reserved
			1 0 Reserved
			See Table 4, "Control Register (CR) Bits" on page 28 for CKi and FPi selection using the CKIN1 - 0 bits.
B10	155	FPi	ST-BUS/GCI-Bus Frame Pulse Input (5 V-Tolerant Schmitt-Triggered Input) This pin accepts the frame pulse which stays active for 61 ns, 122 ns or 244 ns at the frame boundary. The frame pulse frequency is 8 kHz. The frame pulse associated with the CKi must be applied to this pin. By default, the device accepts a negative frame pulse in ST-BUS format, but it can accept a positive frame pulse instead if the FPINP bit is set high in the Control Register (CR). It can accept a GCI-formatted frame pulse by programming the FPINPOS bit in the Control Register (CR) to high.
B11	154	СКі	ST-BUS/GCI-Bus Clock Input (5 V-Tolerant Schmitt-Triggered Input) This pin accepts a 4.096 MHz, 8.192 MHz or 16.384 MHz clock. The clock frequency applied to this pin must be twice the highest input or output data rate. The exception is, when data is running at 16.384 Mbps, a 16.384 MHz clock must be used. By default, the clock falling edge defines the input frame boundary, but the device allows the clock rising edge to define the frame boundary by programming the CKINP bit in the Control Register (CR).
B6, C6, D5, D4, B4, B3, C5, C4, E3, C2, B2, D2, F3, F4, E2, F2	179, 180, 181, 182, 183, 184, 185, 187, 198, 200, 201, 202, 203, 204, 205, 206	STi0 - 15	Serial Input Streams 0 to 15 (5 V-Tolerant Inputs with Internal Pull-downs) The data rate of all the input streams are programmed through the "Data Rate Selection Register" on page 31. In the 2.048 Mbps mode, these pins accept serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins accept serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins accept serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins accept serial TDM data streams at 16.384 Mbps with 256 channels per frame.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
N4, P4, R4, P5, N13, P11, R14, R15, M15, L15, L13, L14, E14, D13, D15, C15	6, 7, 9, 10, 51, 52, 53, 54, 70, 72, 73, 74, 115, 116, 117, 118	STio 0 - 15	Serial Output Streams 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os with Enabled Internal Pull-downs) The data rate of all the output streams are programmed through the "Data Rate Selection Register" on page 31. In the 2.048 Mbps mode, these pins output serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins output serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins output serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins output serial TDM data streams at 16.384 Mbps with 256 channels per frame. These output streams can be used as bi-directionals by programming BDL (bit 6) of Internal Mode Selection (IMS) register.
B15	141	ODE	Output Drive Enable (5 V-Tolerant Input with Internal Pull-up) This is the output enable control for STio0 - 15. When it is high, STio0 - 15 are enabled. When it is low, STio0 - 15 are tristated.
M4, N6, R6, P7, R7, N7, M8, N8, P8, R8, M9, N9, R9, N10, P9, R10	16, 18, 20, 22, 23, 24, 25, 26, 27, 28, 30, 32, 34, 36, 37, 38	D0 - 15	Data Bus 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os) These pins form the 16-bit data bus of the microprocessor port.
N12	44	DTA_RDY	Data Transfer Acknowledgment_Ready (5 V-Tolerant Three-state Output) This active low output indicates that a data bus transfer is complete for the Motorola interface. For the Intel interface, it indicates a transfer is completed when this pin goes from low to high. An external pull-up resistor MUST hold this pin at HIGH level for the Motorola mode. An external pull-down resistor MUST hold this pin at LOW level for the Intel mode.
R11	40	CS	Chip Select (5 V-Tolerant Input) Active low input used by the Motorola or Intel microprocessor to enable the microprocessor port access.
N11	39	R/W_WR	Read/Write_Write (5 V-Tolerant Input) This input controls the direction of the data bus lines (D0 - 15) during a microprocessor access. For the Motorola interface, this pin is set high and low for the read and write access respectively. For the Intel interface, a write access is indicated when this pin goes low.
R12	42	DS_RD	Data Strobe_Read (5 V-Tolerant Input) This active low input works in conjunction with CS to enable the microprocessor port read and write operations for the Motorola interface. A read access is indicated when it goes low for the Intel interface.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
K13, K15, K14, J11, J12, J13, J15, H11, J14, H12, H13, H15, G12, G13	82, 84, 86, 87, 88, 89, 90, 91, 92, 93, 94, 96, 98, 99	A0 - 13	Address 0 to 13 (5 V-Tolerant Inputs) These pins form the 14-bit address bus to the internal memories and registers.
M13	41	MOT_INTEL	Motorola_Intel (5 V-Tolerant Input with Internal Pull-up) This pin selects the Motorola or Intel microprocessor interface to be connected to the device. When this pin is unconnected or connected to high, Motorola interface is assumed. When this pin is connected to ground, Intel interface should be used.
G2	211	RESET	Device Reset (5 V-Tolerant Input with Internal Pull-up) This input (active LOW) puts the device in its reset state that disables the STio0 - 15 drivers. It also preloads registers with default values and clears all internal counters. To ensure proper reset action, the reset pin must be low for longer than 1 μ s. Upon releasing the reset signal to the device, the first microprocessor access cannot take place for at least 500 μ s due to the time required to stabilize the device from the power-down state. Refer to Section Section 10.2 on page 25 for details.

3.0 Device Overview

The device has sixteen ST-BUS/GCI-Bus inputs (STi0 - 15) and sixteen ST-BUS/GCI-Bus outputs (STio0 - 15). STio0 - 15 can also be configured as bi-directional pins, in which case STi0 - 15 will be ignored. It is a non-blocking digital switch with 1024 64 kbps channels. The ST-BUS/GCI-Bus inputs and outputs accept serial input data streams with data rates of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps and 16.384 Mbps.

By using Zarlink's message mode capability, microprocessor data stored in the connection memory can be broadcast to the output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS/GCI-Bus devices.

The device uses the ST-BUS/GCI-Bus input frame pulse (FPi) and the ST-BUS/GCI-Bus input clock (CKi) to define the input frame boundary and timing for sampling the ST-BUS/GCI-Bus input streams with various data rates. The output data streams will be driven by and have their timing defined by FPi and CKi. A Motorola or Intel compatible non-multiplexed microprocessor port allows users to program the device to operate in various modes under different switching configurations. Users can use the microprocessor port to perform internal register and memory read and write operations. The microprocessor port has a 16-bit data bus, a 14-bit address bus and six control signals (MOT_INTEL, CS, DS_RD, R/W_WR and DTA_RDY).

The device supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

4.0 Data Rates and Timing

The ZL50017 has 16 serial data inputs and 16 serial data outputs. All streams are programmed to operate at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. Depending on the data rate there will be 32 channels, 64 channels, 128 channels or 256 channels, respectively, during a 125 μ s frame.

The output streams can be programmed to operate as bi-directional streams. By setting BDL (bit 6) in the Internal Mode Selection (IMS) register, the input streams 0 - 15 (STi0 - 15) are internally tied low, and the output streams 0 - 15 (STio0 - 15) are set to operate in a bi-directional mode. The input data rate is set on a per-stream basis by programming STIN[n]DR3 - 0 (bits 3 - 0) in the Stream Input Control Register 0 - 15 (SICR0 - 15). The output data rate is set on a per-stream basis by programming STO[n]DR3 - 0 (bits 3 - 0) in the Stream Output Control Register 0 - 15 (SOCR0 - 15). The output data rates do not have to match or follow the input data rates. The maximum number of channels switched is limited to 1024 channels. If all 16 input streams were operating at 8.192 Mbps (128 channels per stream), this would result in 2048 channels. Memory limitations prevent the device from operating at this capacity. A maximum capacity of 1024 channels will occur if four streams are operating at 16.384 Mbps, eight streams are operating at 8.192 Mbps or all sixteen streams are operating at 4.096 Mbps. With all streams operating at 2.048 Mbps, the capacity will be reduced to 512 channels. It should be noted that only full streams can be enabled, the device does not allow partial streams configuration (i.e., cannot have all the streams operating at 16.384 Mbps but only access the half the channels).

4.1 Input Clock (CKi) and Input Frame Pulse (FPi) Timing

The frequency of the input clock (CKi) for the ZL50017 must be at least twice the input/output data rate. For example, if the input/output data rate is 8.192 Mbps, the input clock, CKi, must be 16.384 MHz. Following the example above, if the input/output data rate is 4.096 Mbps, the input clock, CKi, must be 8.192 MHz.The only exception to this is for 16.384 Mbps input/output data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi. CKIN1 - 0 (bits 6 - 5) in the Control Register (CR) are used to program the width of the input frame pulse and the frequency of the input clock supplied to the device.

The ZL50017 accepts positive and negative ST-BUS/GCI-Bus input clock and input frame pulse formats via the programming of CKINP (bit 8) and FPINP (bit 7) in the Control Register (CR). By default, the device accepts the negative input clock format and ST-BUS format frame pulses. However, the switch can also accept a positive-going clock format by programming CKINP (bit 8) in the Control Register (CR). A GCI-Bus format frame pulse can be used by programming FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR).



Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR



Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR



Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR

4.2 ST-BUS and GCI-Bus Timing

The ZL50017 is capable of operating using either the ST-BUS or GCI-Bus standards. By default, the ZL50017 is configured for ST-BUS input and output timing. To set the input timing to conform to the GCI-Bus standard, FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR) must be set.

5.0 Data Input Delay and Data Output Advancement

Various registers are provided to adjust the input delay and output advancement for each input and output data stream. The input bit delay and output bit advancement can vary from 0 to 7 bits for each individual stream.

If input delay of less than a bit is desired, different sampling points can be used to handle the adjustments. The sampling point can vary from 1/4 to 4/4 with a 1/4-bit increment for all input streams. By default, the sampling point is set to the 3/4-bit location.

The fractional output bit advancement can vary from 0 to 3/4 bits, again with a 1/4 bit increment. By default, there is 0 output bit advancement.

Although input delay or output advancement features are available on streams which are operating in bi-directional mode it is not recommended, as it can easily cause bus contention. If users require this function, special attention must be given to the timing to ensure contention is minimized.

5.1 Input Bit Delay Programming

The input bit delay programming feature provides users with the flexibility of handling different wire delays when designing with source streams for different devices.

By default, all input streams have zero bit delay, such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The input delay is enabled by STIN[n]BD2-0 (bits 8 - 6) in the Stream Input Control Register 0 - 15 (SICR0 - 15) as described in Table 9 on page 32. The input bit delay can range from 0 to 7 bits.



Figure 7 - Input Bit Delay Timing Diagram (ST-BUS)

5.2 Input Bit Sampling Point Programming

In addition to the input bit delay feature, the ZL50017 allows users to change the sampling point of the input bit by programming STIN[n]SMP 1-0 (bits 5 - 4) in the Stream Input Control Register 0 - 15 (SICR0 - 15). For input streams the default sampling point is at 3/4 bit and users can change the sampling point to 1/4, 1/2, 3/4 or 4/4 bit position.



The input delay is controlled by STIN[n]BD2-0 (bits 8 - 6) to control the bit shift and STIN[n]SMP1 - 0 (bits 5 - 4) to control the sampling point in the Stream Input Control Register 0 - 15 (SICR0 - 15).



Figure 9 - Input Bit Delay and Factional Sampling Point

5.3 Output Advancement Programming

This feature is used to advance the output data of individual output streams with respect to the input frame boundary. Each output stream has its own bit advancement value which can be programmed in the Stream Output Control Register 0 - 15 (SOCR0 - 15).

By default, all output streams have zero bit advancement such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The output advancement is enabled by STO[n]AD 2 - 0 (bits 6 - 4) of the Stream Output Control Register 0 - 15 (SOCR0 - 15) as described in Table 10 on page 33. The output bit advancement can vary from 0 to 7 bits.



Figure 10 - Output Bit Advancement Timing Diagram (ST-BUS)

5.4 Fractional Output Bit Advancement Programming

In addition to the output bit advancement, the device has a fractional output bit advancement feature that offers better resolution. The fractional output bit advancement is useful in compensating for varying parasitic load on the serial data output pins.

By default all of the streams have zero fractional bit advancement such that bit 7 is the first bit that appears after the output frame boundary. The fractional output bit advancement is enabled by $STO[n]FA \ 1 - 0$ (bits 8 - 7) in the Stream Output Control Register 0 - 15 (SOCR0 - 15). For all streams the fractional bit advancement can vary from 0, 1/4, 1/2 to 3/4 bits.



Figure 11 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)

6.0 Data Delay Through the Switching Paths

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications, select constant delay to maintain the frame integrity of the information through the switch. The delay through the device varies according to the type of throughput delay selected by the V/C (bit 14) in the Connection Memory Low when CMM = 0.

6.1 Variable Delay Mode

Variable delay mode causes the output channel to be transmitted as soon as possible. This is a useful mode for voice applications where the minimum throughput delay is more important than frame integrity. The delay through the switch can vary from 7 channels to 1 frame + 7 channels. To set the device into variable delay mode, VAREN (bit 4) in the Control Register (CR) must be set before V/\overline{C} (bit 14) in the Connection Memory Low when CMM = 0. If the VAREN bit is not set and the device is programmed for variable delay mode, the information read on the output stream will not be valid.

In variable delay mode, the delay depends on the combination of the source and destination channels of the input and output streams.

m = input channel number	n-m <= 0	0 < n-m < 7	r	n-m = 7	n-m > 7
n = output channel number			STio < STi	STio >= STi	
T = Delay between input and output	1 frame - (m-n)	1 frame	+ (n-m)	n-m	

Table 1 - Delay for Variable Delay Mode

For example, if Stream 4 Channel 2 is switched to Stream 5 Channel 9 with variable delay, the data will be output in the same 125 μ s frame. Contrarily, if Stream 6 Channel 1 is switched to Stream 9 Channel 3, the information will appear in the following frame.



Figure 12 - Data Throughput Delay for Variable Delay

6.2 Constant Delay Mode

In this mode, frame integrity is maintained in all switching configurations. The delay though the switch is 2 frames -Input Channel + Output Channel. This can result in a minimum of 1 frame + 1 channel delay if the last channel on a stream is switched to the first channel of a stream. The maximum delay is 3 frames - 1 channel. This occurs when the first channel of a stream is switched to the last channel of a stream. The constant delay mode is available for all output channels.

The data throughput delay is expressed as a function of ST-BUS/GCI-Bus frames, input channel number (m) and output channel number (n). The data throughput delay (T) is:

T = 2 frames + (n - m)

The constant delay mode is controlled by V/\overline{C} (bit 14) in the Connection Memory Low when CMM = 0. When this bit is set low, the channel is in constant delay mode. If VAREN (bit 4) in the Control Register (CR) is set (to enable variable throughput delay on a chip-wide basis), the device can still be programmed to operate in constant delay mode.



Figure 13 - Data Throughput Delay for Constant Delay

7.0 Connection Memory Description

The connection memory consists of two blocks, Connection Memory Low (CM_L). The CM_L is 16 bits wide and is used for channel switching and other special modes. Each connection memory location of the CM_L or CM_H can be read or written via the 16 bit microprocessor port within one microprocessor access cycle. See Table 11 on page 34 for the address mapping of the connection memory. Any unused bits will be reset to zero on the 16-bit data bus.

For the normal channel switching operation, CMM (bit 0) of the Connection Memory Low (CM_L) is programmed low. SCA7 - 0 (bits 8 - 1) indicate the source (input) channel address and SSA4 - 0 (bits 13 - 9) indicate the source (input) stream address. When CMM (bit 0) of the Connection Memory Low (CM_L) is programmed high, the ZL50017 will operate in one of the special modes described in Table 13 on page 36. When the per-channel message mode is enabled, MSG7 - 0 (bit 10 - 3) in the Connection Memory Low (CM_L) will be output via the serial data stream as message output data.

8.0 Connection Memory Block Programming

This feature allows for fast initialization of the connection memory after power up.

8.1 Memory Block Programming Procedure

- 1. Set MBPE (bit 3) in the Control Register (CR) from low to high.
- 2. Configure BPD2 0 (bits 3 1) in the Internal Mode Selection (IMS) register to the desired values to be loaded into CM_L.
- Start the block programming by setting MBPS (bit 0) in the Internal Mode Selection Register (IMS) high. The values stored in BPD2 0 will be loaded into bits 2 0 of all CM_L positions. The remaining CM_L locations (bits 15 3).

The following tables show the resulting values that are in the CM_L and CM_H connection memory locations.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	BPD2	BPD1	BPD0

Table 2 - Connection Memory Low After Block Programming

It takes at least two frame periods (250 µs) to complete a block program cycle.

MBPS (bit 0) in the Control Register (CR) will automatically reset to a low position after the block programming process has completed.

MBPE (bit 3) in the Internal Mode Selection (IMS) register must be cleared from high to low to terminate the block programming process. This is not an automatic action taken by the device and must be performed manually.

Note: Once the block program has been initiated, it can be terminated at any time prior to completion by setting MBPS (bit 0) in the Control Register (CR) or MBPE (bit 3) in the Internal Mode Selection (IMS) register to low.

9.0 Microprocessor Port

The device provides access to the internal registers, connection memories and data memories via the microprocessor port. The microprocessor port is capable of supporting both Motorola and Intel non-multiplexed microprocessors. The microprocessor port consists of a 16-bit parallel data bus (D15 - 0), 14 bit address bus (A13 - 0) and six control signals (MOT_INTEL, CS, DS_RD, R/W_WR and DTA_RDY).

The data memory can only be read from the microprocessor port. For a data memory read operation, D7 - 0 will be used and D15 - 8 will output zeros.

For a CM_L read or write operation, all bits (D15 - 0) of the data bus will be used. For a CM_H write operation, D4 - 0 of the data bus must be configured and D15 - 5 are ignored. D15 - 5 must be driven either high or low. For a CM_H read operation, D4 - 0 will be used and D15 - 5 will output zeros.

Refer to Figure 15 on page 39, Figure 16 on page 40, Figure 17 on page 41 and Figure 18 on page 42 for the microprocessor timing.

10.0 Device Reset and Initialization

The RESET pin is used to reset the ZL50017. When this pin is low, the following functions are performed:

- synchronously puts the microprocessor port in a reset state
- tristates the STio0 15 outputs
- preloads all internal registers with their default values (refer to the individual registers for default values)
- clears all internal counters

10.1 Power-up Sequence

The recommended power-up sequence is for the V_{DD_IO} supply (normally +3.3 V) to be established before the power-up of the V_{DD_CORE} supply (normally +1.8 V). The V_{DD_CORE} supply may be powered up at the same time as V_{DD_IO}, but should not "lead" the V_{DD_IO} supply by more than 0.3 V.

10.2 Device Initialization on Reset

Upon power up, the ZL50017 should be initialized as follows:

- Set the ODE pin to low to disable the STio0 15 outputs
- Set the TRST pin to low to disable the JTAG TAP controller
- Reset the device by pulsing the $\overline{\text{RESET}}$ pin to zero for longer than 1 μ s
- After releasing the RESET pin from low to high, wait for a certain period of time (see Note below) for the device to stabilize from the power down state before the first microprocessor port access can occur
- Wait at least 500 μs prior to the next microport access (see Note below)
- · Use the block programming mode to initialize the connection memory
- Release the ODE pin from low to high after the connection memory is programmed

Note: If CKi is 16.384 MHz, the waiting time is 500 μ s; if CKi is 8.192 MHz, the waiting time is 1 ms; if CKi is 4.096 MHz, the waiting time is 2 ms.

10.3 Software Reset

In addition to the hardware reset from the $\overline{\text{RESET}}$ pin, the device can also be reset by using software reset SRSTSW (bit 1) in the Software Reset Register (SRR).

11.0 JTAG Port

The JTAG test port is implemented to meet the mandatory requirements of the IEEE-1149.1 (JTAG) standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

11.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the ZL50017 test functions. It consists of three input pins and one output pin as follows:

 Test Clock Input (TCK) - TCK provides the clock for the test logic. TCK does not interfere with any on-chip clock and thus remains independent in the functional mode. TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.

- **Test Mode Selection Inputs (TMS)** The TAP Controller uses the logic signals received at the TMS input to control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.
- **Test Data Input (TDi)** Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. The registers are described in a subsequent section. The received input data is sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.
- **Test Data Output (TDo)** Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or test data register are serially shifted out towards TDo. The data from TDo is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDo driver is set to a high impedance state.
- **Test Reset (TRST)** Resets the JTAG scan structure. This pin is internally pulled to high when it is not driven from an external source.

11.2 Instruction Register

The ZL50017 uses the public instructions defined in the IEEE-1149.1 standard. The JTAG interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDi when the TAP Controller is in its shifted-OR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDi and TDo during data register scanning.

11.3 Test Data Registers

As specified in the IEEE-1149.1 standard, the ZL50017 JTAG interface contains three test data registers:

- **The Boundary-Scan Register** The Boundary-Scan register consists of a series of boundary-scan cells arranged to form a scan path around the boundary of the ZL50017 core logic.
- **The Bypass Register** The Bypass register is a single stage shift register that provides a one-bit path from TDi to TDo.
- The Device Identification Register The JTAG device ID for the ZL50017 is 0C36114B_H

Version	<31:28>	0000
Part Number	<27:12>	1100 0011 0110 0001
Manufacturer ID	<11:1>	0001 0100 101
LSB	<0>	1

11.4 BSDL

A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of the IEEE-1149.1 test interface.

12.0 Register Address Mapping

Address A13 - A0	CPU Access	Register Name	Abbreviation	Reset By
0000 _H	R/W	Control Register	CR	Switch/Hardware
0001 _H	R/W	Internal Mode Selection Register	IMS	Switch/Hardware
0002 _H	R/W	Software Reset Register	SRR	Hardware Only
0008 _H	R/W	Data Rate Selection Register	DRSR	Switch/Hardware
0010 _H	R Only	Internal Flag Register	IFR	Switch/Hardware
0100 _H - 010F _H	R/W	Stream Input Control Registers 0 - 15	SICR0 - 15	Switch/Hardware
0200 _H - 020F _H	R/W	Stream Output Control Registers 0 - 15	SOCR0 - 15	Switch/Hardware

Table 3 - Address Map for Registers (A13 = 0)

13.0 Detailed Register Description

Reset Va								_		_			-		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0
Bit	Na	ame						De	scripti	on					
5 - 10	Un	used	Reser	ved. Ir	norm	al func	tional m	ode, the	ese bits	MUS	T be se	et to zer	ю.		
9	FPII	NPOS	When	this bit	is low	, FPi st	Positio traddles starts fro	n frame l om fram	bounda le bour	ary (as ndary (a	define as defi	d by ST ned by	-BUS) GCI-B	us)	
8	Cł	KINP	When	this bit	is low	Polarit , the C n, the (g edge a	aligns v aligns	with the with th	e frame e fram	e bound	lary. Jary		
					0			0 - 0 -	•			o boant	Juliy.		
7		PINP	Frame When When	e Pulse this bi this bit	e Input it is lo ^r is higl	w, the n, the i	Polarity input fr nput fra	rame puls	se FPi ł	has the	the ne	gative	frame		
7 6 - 5		PINP N1 - 0	Frame When When	e Pulse this bi this bit	e Input it is lo is higi (CKi) a	w, the n, the in and Fr	Polarity input fr nput fra	/ rame pu me puls Ilse (FP	se FPi ł Pi) Sele	nas the ction	the ne	egative ve fram	frame		
			Frame When When	e Pulse this bi this bit	e Input it is lo is higi (CKi) a	w, the n, the in and Fr IN1 - 0	Polarity input fr nput fra	/ rame pu me puls I lse (FP FPi Acti	se FPi I P i) Sele ive Peri	nas the ction	the ne positi	egative ve fram CKi	frame e pulse		
			Frame When When	e Pulse this bi this bit	e Input it is lo is higi (CKi) a	w, the n, the ii and Fr IN1 - 0 00	Polarity input fr nput fra	/ rame puls Ilse (FP FPi Acti	se FPi I P i) Sele ive Peri 1 ns	nas the ction	the ne positi	egative ve fram CKi 5.384 MI	frame e pulso Hz		
			Frame When When	e Pulse this bi this bit	e Input it is lo is higi (CKi) a	w, the n, the ii and Fr IN1 - 0 00 01	Polarity input fr nput fra	/ rame pu me puls Ilse (FP FPi Acti 6 12	se FPi ł ?i) Sele ive Peri 1 ns 22 ns	nas the ction	the ne positi 10	egative ve fram CKi 6.384 MI	frame e pulso Hz		
			Frame When When	e Pulse this bi this bit	e Input it is lo is higi (CKi) a	w, the n, the ii and Fr IN1 - 0 00	Polarity input fr nput fra	/ rame pu me puls Ilse (FP FPi Acti 6 12	se FPi I P i) Sele ive Peri 1 ns	nas the ction	the ne positing 10 8 4	egative ve fram CKi 5.384 MI	frame e pulso Hz		
			Frame When When Input	Pulse this bit this bit Clock	e Input it is lo : is higi (CKi) a CK	w, the in and Fr IN1 - 0 00 01 10 11 nd MOI	Polarity input fra ame Pu description DE_4M	/ rame pu me puls Ilse (FP FPi Acti 6 12	se FPi I 'i) Sele ive Peri- 1 ns 2 ns 4 ns 4 ns as desc	nas the ction od Reserv	the ne positi 10 8 4 ved	cKi 6.384 Mi .192 MF	frame e pulso Hz Iz Iz	e form	at.
	СКІ		Frame When When Input The M should Variat When	Pulse this bit Clock Clock	4M0 ar be set t a Input it is lor (CKi) a CK	w, the and Fr IN1 - 0 00 01 10 11 nd MOI so defin de Ena , the va	Polarity input fra ame Pu DE_4M ne the in able ariable o	y rame puls ilse (FP FPi Acti 6 12 24 1 pins, a	e FPi I ii) Sele ive Peri 1 ns 2 ns 4 ns 4 ns as desc ck mod	nas the ection od Reserv cribed i e.	the ne positi 10 8 /ed n "Pin d on a	cKi 6.384 Mi 0.192 MF 0.096 MF Descrip device	frame e pulse Hz Hz Hz Hz Hz Hz Hz Hz Hz Hz	e form	e 9,

Table 4 - Control Register (CR) Bits

	Value: 00	500 _H													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0
			_												
Bit	N	ame						De	scripti	on					
2	C)SB	This	ut Stan bit enabl e serial c	es the S	STio0		al outpu	ts. The	followi	ng tab	le desci	ribes th	ne HiZ	contro
				RESET Pin	SRST (in SF		ODE Pin	OSB Bit	S	Tio0 - 1	5				
				0	Х		Х	Х		HiZ					
				1	1		Х	Х		HiZ					
				1	0		0	Х		HiZ					
				1	0		1	0		HiZ					
				1	0		1	1	(Cont	Active rolled by	y CM)				
			Note	Unused	d outpu	t strea	ams are	tristate	d (STio	= HiZ)	. Refe	r to SO	CR0 -	15 (bit	2 - 0)
1 - 0	MS	61 - 0	Thes	ory Sel e two bit or acces	s are u	sed to	o select	connec	tion me	emory I	ow, co	onnectio	n high	or dat	a mer
					MS1 - 0				Memo	ry Sele	ction]	
					00			Connec	tion Me	mory Lo	w Rea	d/Write		1	
					01				R	eserved	1			1	
					10				Data N	lemory	Read			1	
	1		1		11		1			eserved				-	

Table 4 - Control Register (CR) Bits (continued)

External			dress:	0001 _H											
Reset Va 15	14 Iue: 10	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIO_ PD_EN	0	BDL	0	0	BPD 2	BPD 1	BPD 0	MBPS
Bit	1	Name							Descr	iption					
15 - 9	U	nused		Reserv	ed. In	norma	al functio	nal mo	de, thes	e bits I	NUST	be set t	to zero).	
8	ST	IO_PD EN	_		nis bit i	is low	able , the pull- h, the pul								
7	U	nused		Reserv	ed. In	norma	al functio	nal mo	de, thes	e bits I	NUST	be set f	to zero).	
6		BDL		Bi-direo	ctiona	l Con	trol								
							BDL	5	5Tio0 - 1	5 Opera	ation				
							0		normal STi0-15 STio0-15	are inp	uts				
							1	ST	-directior i0-15 tiec o0-15 ar	l low int	ernally				
5 - 4	U	nused		Reserv	ed. In	norma	al functio	nal mo	de, thes	e bits I	NUST	be set f	o zerc).	
3 - 1	BF	PD2 - (memory Registe the bits	oits ref / block r is se BPD2	er to c prog t to hi - 0 ai	the value gramming igh and t	g featu he MBI I into bi	re is ac PS bit in	tivated. this re	After gister	the MI is set t	3PE b o high	it in th , the c	enever the ne Control ontents of Bits 15 - 3
0	Ν	MBPS		A zero t MBPS a Once th frames ished, th is high, Wheney function	to one and BF to con to con MBPS MBPS ver the	trans PD2 - PE bin PS bin or M e micr rted.	0 bits in it in the the bloc t returns BPE can oprocess	his bit s this reg Contro ck prog to low, be set sor writ as this l	tarts the gister mi I Regist rammin indicatir to low t es a on pit is hig	ust be er is s g. Aften ng the c o abort e to the h, the n	defined et to h r the properation the properation the MBPS user m	l in the igh, th rogram on is co ogram S bit, t ust ma	same e devi iming implete ning o he blo intain	write ice rec functio ed. Wh peratic ck pro the sa	gramming me logical

Table 5 - Internal Mode Selection Register (IMS) Bits

Reset val	lue: 0000 _H															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	SRST SW	0	
Bit	Nar	ne							Desc	criptio	'n					
15 - 2	Unu	sed		erved ormal f	functio	nal mo	ode, th	iese bi	ts MU	ST be	set to	zero.				
1	SRS	rsw	Whe swit	ching	bit is blocks	low, s are i	witchir n soft	ng bloo ware	reset s	state.	Refer	to Tal	ble 12	/hen thi , "Addre ers are a	ess Ma	ap fo
0	Unu	sed		erved	functio	nalm	nde th	lese hi	te MII	ST he	set to	zero				

Table 6 - Software Reset Register (SRR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	DR3	DR2	DR1	DR0
Bit	Nar	ne							Desc	riptio	n				
15 - 4	Unus	sed		erved ormal t	functio	nal mo	ode, th	iese bi	s MUS	ST be	set to	zero.			
2 0	000	•													
3-0	DR3	- 0	-		p ut Da strear		te Sel	ection	Bits:	These	bits s	et the	data ra	ate for l	both input
3-0	DR3	- 0	-			ns	te Sel	ection			bits s Oper a		data ra	ate for I	both input
3-0	DR3	- 0	-		strear	ns - 0	te Sel	ection		o0 - 15			data ra	ate for I	both input
3 - 0	DK3	- 0	-		strear	ms - 0 0	te Sel	ection		00 - 15 Res	i Opera	ation	data ra		both input
3-0	DK3	- 0	-		strear DR3	ms - 0 1		ection		0 0 - 15 Res 2.048	Oper a	ation	data ra		both input
3-0	DR3	- 0	-		strear DR3 000 000	ms - 0 0 1 0	te Sel	ection		00 - 15 Res 2.048 4.096	Opera erved 3 Mbps	ation	data ra		both input
3 - 0	DR3	- 0	-		strear DR3 000 000 001	ms - 0 1 0 1	te Sel	ection		00 - 15 Res 2.048 4.096 8.192	Opera erved Mbps Mbps	ation	data ra		both input

Table 7	- Data Rate	Selection	Register
---------	-------------	-----------	----------

٦

External F Reset Va			0010 _F	ł													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PERR]
Bit	Na	me								D	escri	ptior	1				
15 - 1	Un	used		Reser In nori		inctio	nal m	iode,	these	bits a	are ze	ero.					
0	PE	RR		be mo beyon	oit is s ore tha d the after t	et hig an the maxine tot	gh wh e max imum al nu	ien th imum capa mber	ie tota n capa acity s	acity c should	of 102 d be	4, in disab	whicł led.T	n case his bit	e the ing t will be	put/outpu e cleared	rammed to ut channels d automati- nmed to be

Table 8 - Internal Flag Register (IFR) Bits - Read Only

0						6	5		3	2	1	0			
	0 0 0 0 0 0				STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	0	0	0	STIN[n] EN			
-11															
Bit Name					Description										
Ur	nuse	d													
8 - 6 STIN[n]BD2 - 0					The binary value of these bits refers to the number of bits that the input strear will be delayed relative to FPi. The maximum value is 7. Zero means no delay										
STIN[n]SM	P1 -	0 1	Input Data Sampling Point Selection Bits											
				STIN[n]SMP1-0	(2.04	8 Mbps, 4	.096 Mbp	S,	Sampling Point 16.384 Mbps streams)					
					00		3/4 pc	oint		1/2 point					
					01		1/4 pc	pint							
					10		2/4 pc	pint		4	/4 point				
					11		4/4 pc	pint							
	Ur STIN[Unuse STIN[n]BD	Unused STIN[n]BD2 - 0	Unused F I STIN[n]BD2 - 0 I v	Unused Reserved In normal STIN[n]BD2 - 0 Input Str The binar will be de STIN[n]SMP1 - 0	Unused Reserved In normal function STIN[n]BD2 - 0 The binary value of will be delayed rel STIN[n]SMP1 - 0 Input Data Sampl STIN[n]SMP1-0 00 01 10	Unused Reserved In normal functional mode STIN[n]BD2 - 0 Input Stream[n] Bit Delay The binary value of these will be delayed relative to be STIN[n]SMP1 - 0 STIN[n]SMP1 - 0 Input Data Sampling Point STIN[n]SMP1 - 0 STIN[n]SMP1 - 0 (2.04) 8.1 00 01 10 10	Unused Reserved In normal functional mode, these bits STIN[n]BD2 - 0 Input Stream[n] Bit Delay Bits. The binary value of these bits refer will be delayed relative to FPi. The STIN[n]SMP1 - 0 Input Data Sampling Point Select STIN[n]SMP1 - 0 Sampling (2.048 Mbps, 4 8.192 Mbps 00 3/4 pc 01 1/4 pc 10 2/4 pc	Unused Reserved In normal functional mode, these bits MUST STIN[n]BD2 - 0 Input Stream[n] Bit Delay Bits. The binary value of these bits refers to the inwill be delayed relative to FPi. The maximum STIN[n]SMP1 - 0 STIN[n]SMP1 - 0 Input Data Sampling Point Selection Bits STIN[n]SMP1 - 0 Sampling Point (2.048 Mbps, 4.096 Mbp, 8.192 Mbps streams) 00 3/4 point 01 1/4 point 10 2/4 point	Unused Reserved In normal functional mode, these bits MUST be set STIN[n]BD2 - 0 Input Stream[n] Bit Delay Bits. The binary value of these bits refers to the number will be delayed relative to FPi. The maximum value STIN[n]SMP1 - 0 Input Data Sampling Point Selection Bits STIN[n]SMP1-0 Sampling Point (2.048 Mbps, 4.096 Mbps, 8.192 Mbps streams) 00 3/4 point 01 1/4 point 10 2/4 point	UnusedReserved In normal functional mode, these bits MUST be set to zero.STIN[n]BD2 - 0Input Stream[n] Bit Delay Bits. The binary value of these bits refers to the number of bits th will be delayed relative to FPi. The maximum value is 7. ZerSTIN[n]SMP1 - 0Input Data Sampling Point Selection BitsSTIN[n]SMP1 - 0Sampling Point Selection BitsSTIN[n]SMP1-0Sampling Point (2.048 Mbps, 4.096 Mbps, 8.192 Mbps streams)003/4 point011/4 point102/4 point	Unused Reserved In normal functional mode, these bits MUST be set to zero. STIN[n]BD2 - 0 Input Stream[n] Bit Delay Bits. The binary value of these bits refers to the number of bits that the inwill be delayed relative to FPi. The maximum value is 7. Zero means STIN[n]SMP1 - 0 STIN[n]SMP1 - 0 Input Data Sampling Point Selection Bits STIN[n]SMP1-0 Sampling Point (2.048 Mbps, 4.096 Mbps, 8.192 Mbps streams) 00 3/4 point 01 1/4 point 10 2/4 point			

Table 9 - Stream Input Control Register 0 - 15 (SICR0 - 15) Bits

		ad/Wri :: 0000		ress: 0)100 _H -	010F _F	ł								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	0	0	0	STIN[n] EN
Bit Name Description															
0			STI	N[n]l	EN	\	Input Stream Enable Bit When this bit is high the input stream is enabled. When this bit is low th stream is ignored								ow the inpu
te: [r	n] der	notes	input	tstrea	am fro	om 0	- 15.								

Table 9 - Stream Input Control Register 0 - 15 (SICR0 - 15) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	STO[n] FA1	STO[n] FA0	STO[n] AD2	STO[n] AD1	STO[n] AD0	0	0	0	STO[n] EN		
Bit			Na	me		Description											
15 - 9 Unused					Reserved In normal functional mode, these bits MUST be set to zero.												
8 - 7 STO[n]FA1 - 0				0	Output Stream[n] Fractional Advancement Bits												
						STO[n]F	A1-0		.048 Mb	anceme ps, 4.09 lbps stre	6 Mbps,			Advance 84 Mbp	ement s streams)		
						00				0				0			
						01				1/4 bit				2/4	1		
						10		2/4 bit						Reserved			
						11				3/4 bit							
6 - 4		ST	`O[n]/	AD2 - (Tł is	Output Stream[n] Bit Advancement Selection Bits The binary value of these bits refers to the number of bits that the output struis to be advanced relative to FPi. The maximum value is 7. Zero means advancement.									•		
3 - 1			Unu	sed		Reserved In normal functional mode, these bits MUST be set to zero.											
0			STO[n]EN	W	Output Stream Enable Bit When this bit is high the output stream is enabled. When this output stream is set to high impedance								this bi	t is low t		

Table 10 - Stream Output Control Register 0 - 15 (SOCR0 - 15) Bits

14.0 Memory

14.1 **Memory Address Mappings**

When A13 is high, the data or connection memory can be accessed by the microprocessor port. Bit 1 - 0 in the Control Register determine the access to the data or connection memory (CM_L or CM_H).

MSB (Note 1)				am Add (St0 - 15			Channel Address (Ch0 - 255)									
A13	A12	A11	A10	A9	A8	Stream [n]	A7	A6	A5	A4	A3	A2	A1	A0	Channel [n]	
1	0	0	0	0	0	Stream 0	0	0	0	0	0	0	0	0	Ch 0	
1	0	0	0	0	1	Stream 1	0	0	0	0	0	0	0	1	Ch 1	
1	0	0	0	1	0	Stream 2										
1	0	0	0	1	1	Stream 3										
1	0	0	1	0	0	Stream 4	0	0	0	1	1	1	1	0	Ch 30	
1	0	0	1	0	1	Stream 5	0	0	0	1	1	1	1	1	Ch 31 (Note 2)	
1	0	0	1	1	0	Stream 6	0	0	1	0	0	0	0	0	Ch 32	
1	0	0	1	1	1	Stream 7	0	0	1	0	0	0	0	1	Ch 33	
1	0	1	0	0	0	Stream 8						-				
	•						0	0	1	1	1	1	1	0	Ch 62	
							0	0	1	1	1	1	1	1	Ch 63 (Note 3)	
•	-	•	•	•	-	•	-	•	-	•	•	-	•	•	•	
:	:	:	:	:		· · · · ·	:	:				•			·	
1	0	1	1	1	0	Stream 14	0	1	1	1	1	1	1	0	Ch126	
1	0	1	1	1	1	Stream 15	0	1	1	1	1	1	1	1	Ch 127 (Note 4)	
							•	•	•	•	•	-	•	•	•	
							-	•	-	•	•	-	•	•	•	
							•	•	•	•	•	•	•	•	•	
							1			1	1			0	Ch 254	
							1		1	1			1	1		
											1				Ch 255 (Note 5)	

A13 must be nigh for access to data and connection memory postul
 Channels 0 to 31 are used when serial stream is at 2.048 Mbps.
 Channels 0 to 63 are used when serial stream is at 4.096 Mbps.
 Channels 0 to 127 are used when serial stream is at 8.192 Mbps.
 Channels 0 to 255 are used when serial stream is at 16.384 Mbps.

Table 11 - Address Map for Memory Locations (A13 = 1)

14.2 Connection Memory Low (CM_L) Bit Assignment

When the CMM bit (bit 0) in the connection memory low is zero, the per-channel transmission is set to the normal channel-switching. The connection memory low bit assignment for the channel transmission mode is shown in Table 12 on page 35.

15	14 13 V/C 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$											
Bit	Name	Description											
15	Unused	Reserved In normal functional mode, these bits MUST be set to zero.											
14	14 V/C Variable/Constant Delay Control When this bit is low, the output data for this channel will be taken from stant delay memory. When this bit is set to high, the output data for this channel will be tak variable delay memory. Note that VAREN must be set in Control Reg first.												
13	Unused	Reserved. In normal functional mode, this bit MUST be set to zero.											
12 - 9	SSA3 - 0	Source Stream Address The binary value of these 4 bits represents the input stream number.											
8 - 1	SCA7 - 0	Source Channel Address The binary value of these 8 bits represents the input channel number.											
0	CMM = 0	Connection Memory Mode = 0 If this is low, the connection memory is in the normal switching mode. Bit 13 - 1 are the source stream number and channel number.											

Table 12 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0

When CMM is one, the device is programmed to perform one of the special per-channel transmission modes. Bits PCC0 and PCC1 from connection memory are used to select the per-channel tristate or message mode as shown in Table 13 on page 36.

15	14 ⁻	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	MSG 7	MSG 6	MSG 5	MSG 4	MSG 3	MSG 2	MSG 1	MSG 0	PCC 1	PCC 0	CMM =1	
Bit	N	am	е		Description											
15 - 11	Un	use	ed		Reserved In normal functional mode, these bits MUST be set to zero.											
10 - 3	MS	G7	- 0	Message Data Bits 8-bit data for the message mode. Not used in the per-channel tristate.												
2 - 1	PC	C1	- 0				ontrol control		rrespo	nding e	entry's	value	on the	STio s	tream.	
						ſ	PC C1	PC C0	Channel Output Mode							
							0 0 Per Channel Tristate									
							0	1		Message Mode						
							1	0		Reserved						
							1	1		Re	eserved					
0	СМ	M =	= 1	lf th	nis is h	igh, th	e conn	Mode lection	memo					ntrol m	ode	

Table 13 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1
15.0 DC Parameters

Absolute Maximum Ratings*

	Parameter	Symbol	Min.	Max.	Units
1	I/O Supply Voltage	V _{DD_IO}	-0.5	5.0	V
2	Core Supply Voltage	V _{DD_CORE}	-0.5	2.5	V
3	Input Voltage	V _{I_3V}	-0.5	V _{DD} + 0.5	V
4	Input Voltage (5 V-tolerant inputs)	V _{I_5V}	-0.5	7.0	V
5	Continuous Current at Digital Outputs	Ι _ο		15	mA
6	Package Power Dissipation	PD		1.5	W
7	Storage Temperature	Τ _S	- 55	+125	°C

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

$\label{eq:commended_state} \textbf{Recommended Operating Conditions} \textbf{ -} \textit{Voltages are with respect to ground (V_{SS})} unless otherwise stated.$

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units
1	Operating Temperature	T _{OP}	-40	25	+85	°C
2	Positive Supply	V _{DD_IO}	3.0	3.3	3.6	V
3	Positive Supply	$V_{DD_{CORE}}$	1.71	1.8	1.89	V
4	Input Voltage	VI	0	3.3	V _{DD_IO}	V
5	Input Voltage on 5 V-Tolerant Inputs	V _{I_5V}	0	5.0	5.5	V

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Supply Current - V _{DD_CORE}	I _{DD_CORE}			75	mA	
2	Supply Current - V _{DD_IO}	I _{DD_IO}			40	mA	C _L =30pF
3	Input High Voltage	V _{IH}	2.0			V	
4	Input Low Voltage	V _{IL}			0.8	V	
5	Input Leakage (input pins) Input Leakage (bi-directional pins)	I _{IL} I _{BL}			5 5	μΑ μΑ	0≤ <v<sub>IN≤V_{DD_IO} See Note 1</v<sub>
6	Weak Pullup Current	I _{PU}		-33		μA	Input at 0 V
7	Weak Pulldown Current	I _{PD}		33		μA	Input at V _{DD_IO}
8	Input Pin Capacitance	CI		3		pF	
9	Output High Voltage	V _{OH}	2.4			V	I _{OH} = 8 mA
10	Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 8 mA
11	Output High Impedance Leakage	I _{OZ}			5	μA	0 < V < V _{DD}
12	Output Pin Capacitance	C _O		5	10	pF	

DC Electrical Characteristics[†] - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

† Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, VDD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

* Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (V_{IN}).

16.0 AC Parameters

	Characteristics	Sym.	Level	Units	Conditions
1	CMOS Threshold	V _{CT}	0.5 V _{DD_IO}	V	
2	Rise/Fall Threshold Voltage High	V _{HM}	0.7 V _{DD_IO}	V	
3	Rise/Fall Threshold Voltage Low	V_{LM}	0.3 V _{DD_IO}	V	

† Characteristics are over recommended operating conditions unless otherwise stated.



Figure 14 - Timing Parameter Measurement Voltage Levels

S de-asserted time S de-asserted time S setup to DS falling W setup to DS falling ddress setup to DS falling S hold after DS rising W hold after DS rising ddress hold after DS rising	t _{CSD} t _{DSD} t _{CSS} t _{RWS} t _{AS} t _{CSH}	15 15 0 10 5 0			ns ns ns ns ns	
S setup to DS falling W setup to DS falling ddress setup to DS falling S hold after DS rising W hold after DS rising	t _{CSS} t _{RWS} t _{AS} t _{CSH}	0 10 5			ns ns	
W setup to DS falling ddress setup to DS falling S hold after DS rising W hold after DS rising	t _{RWS} t _{AS} t _{CSH}	10 5			ns	
ddress setup to DS falling S hold after DS rising W hold after DS rising	t _{AS} t _{CSH}	5			_	
S hold after DS rising W hold after DS rising	t _{CSH}	-			ns	
W hold after DS rising		0				
	t _{RWH}				ns	
ddress hold after DS rising		0			ns	
-	t _{AH}	0			ns	
ata setup to DTA Low	t _{DS}	8			ns	C _L = 50 pF
ata Active to High Impedance	t _{DHZ}			8	ns	C _L = 50 pF, R _L = 1 K (Note 1)
ckno <u>wledgement d</u> elay time. rom DS low to DTA low: Registers Memory	t _{AKD}			75 185	ns ns	C _L = 50 pF C _L = 50 pF
cknowledgemen <u>t ho</u> ld time. rom DS high to DTA high	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
TA drive high to HiZ	t _{AKZ}			8	ns	
	knowledgement delay time. om DS low to DTA low: Registers Memory knowledgement hold time. om DS high to DTA high A drive high to HiZ High impedance is measured by pulling discharge C _L .	knowledgement delay time. t _{AKD} om DS low to DTA low: text Registers Memory knowledgement hold time. text om DS high to DTA high text A drive high to HiZ text High impedance is measured by pulling to the appredischarge CL. text	knowledgement delay time. t _{AKD} om DS low to DTA low: t _{AKD} Registers Memory knowledgement hold time. t _{AKH} om DS high to DTA high t _{AKH} A drive high to HiZ t _{AKZ} High impedance is measured by pulling to the appropriate ra discharge C _L .	knowledgement delay time. t _{AKD} om DS low to DTA low: t _{AKD} Registers Memory Memory t _{AKH} A drive high to DTA high t _{AKZ} High impedance is measured by pulling to the appropriate rail with R _L , w discharge C _L .	knowledgement delay time. t _{AKD} om DS low to DTA low: t _{AKD} Registers 75 Memory 75 185 knowledgement hold time. t _{AKH} Om DS high to DTA high t _{AKH} A drive high to HiZ t _{AKZ} B High impedance is measured by pulling to the appropriate rail with R _L , with timing codischarge C _L .	knowledgement delay time. t _{AKD} ns om DS low to DTA low: rs Registers 75 Memory 75 knowledgement hold time. t _{AKH} om DS high to DTA high t _{AKZ} A drive high to HiZ t _{AKZ} High impedance is measured by pulling to the appropriate rail with R ₁ , with timing corrected to

AC Electrical Characteristics[†] - Motorola Non-Multiplexed Bus Mode - Read Access

† Characteristics are over recommended operating conditions unless otherwise stated.

+ Typical figures are at 25°C, VDD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.





de-asserted time de-asserted time setup to \overline{DS} falling setup to \overline{DS} falling ress setup to \overline{DS} falling a setup to \overline{DS} falling hold after \overline{DS} rising	t_{CSD} t_{DSD} t_{CSS} t_{RWS} t_{AS} t_{DS}	15 15 0 10 5 0			ns ns ns ns	
setup to DS falling setup to DS falling ress setup to DS falling a setup to DS falling nold after DS rising	t _{CSS} t _{RWS} t _{AS} t _{DS}	0 10 5			ns ns	
setup to DS falling ress setup to DS falling setup to DS falling nold after DS rising	t _{RWS} t _{AS} t _{DS}	10 5			ns	
ress setup to DS falling a setup to DS falling hold after DS rising	t _{AS} t _{DS}	5			-	
a setup to DS falling hold after DS rising	t _{DS}					
nold after DS rising		0			ns	
	+	5			ns	C _L = 50 pF
hald offer DO visions	t _{CSH}	0			ns	
hold after DS rising	t _{RWH}	0			ns	
ress hold after DS rising	t _{AH}	0			ns	
hold from $\overline{\text{DS}}$ rising	t _{DH}	5			ns	C _L = 50 pF, R _L = 1 K (Note 1)
no <u>wle</u> dgeme <u>nt d</u> elay time. n DS low to DTA low: egisters emory	t _{AKD}			55 150	ns ns	C _L = 50 pF C _L = 50 pF
no <u>wle</u> dgemen <u>t ho</u> ld time. n DS high to DTA high	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
drive high to HiZ	t _{AKZ}			8	ns	
	owledgement hold time. DS high to DTA high drive high to HiZ gh impedance is measured by pulling scharge C _L . delay of 500 μs to <u>2 ms (see Section</u>	a DS low to DTA low: gisters gisters mory owledgement hold time. t _{AKH} a DS high to DTA high t _{AKZ} drive high to HiZ t _{AKZ} gh impedance is measured by pulling to the apprescharge C _L . the apprescharge C _L .	a DS low to DTA low: fitted gisters gisters mory a DS high to DTA high a DS high to DTA high tAKH drive high to HiZ tAKZ gh impedance is measured by pulling to the appropriate rascharge CL. delay of 500 μs to 2 ms (see Section 10.2 on page 25) mu	n DS low to DTA low: n DS low to DTA low: gisters mory owledgement hold time. t _{AKH} n DS high to DTA high 4 drive high to HiZ t _{AKZ} gh impedance is measured by pulling to the appropriate rail with R _L , we scharge C _L . delay of 500 μs to 2 ms (see Section 10.2 on page 25) must be applied	n DS low to DTA low: 55 gisters 55 mory 150 owledgement hold time. t _{AKH} n DS high to DTA high 12 drive high to HiZ t _{AKZ} gh impedance is measured by pulling to the appropriate rail with R _L , with timing conscharge C _L . delay of 500 μs to 2 ms (see Section 10.2 on page 25) must be applied before the	a DS low to DTA low: 55 gisters 55 mory 150 owledgement hold time. t _{AKH} a DS high to DTA high 12 drive high to HiZ t _{AKZ} gh impedance is measured by pulling to the appropriate rail with R _L , with timing corrected to scharge C _L . delay of 500 μs to 2 ms (see Section 10.2 on page 25) must be applied before the first micro

AC Electrical Characteristics[†] - Motorola Non-Multiplexed Bus Mode - Write Access

† Characteristics are over recommended operating conditions unless otherwise stated.

⁺ Typical figures are at 25°C, VDD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.





	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions ²
1	CS de-asserted time	t _{CSD}	15			ns	
2	RD setup to CS falling	t _{RS}	10			ns	
3	WR setup to CS falling	t _{WS}	10			ns	
4	Address setup to \overline{CS} falling	t _{AS}	5			ns	
5	RD hold after CS rising	t _{RH}	0			ns	
6	WR hold after CS rising	t _{WH}	0			ns	
7	Address hold after CS rising	t _{AH}	0			ns	
8	Data setup to RDY high	t _{DS}	8			ns	C _L = 50 pF
9	Data Active to High Impedance	t _{CSZ}	7			ns	C _L = 50 pF, R _L = 1 K (Note 1)
10	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t _{akd}			175 185	ns ns	C _L = 50 pF C _L = 50 pF
11	Acknowledgement hold time. From CS high to RDY low	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
12	RDY drive low to HiZ	t _{AKZ}			8	ns	
Vote Vote	discharge C _L .	10.2 on pag					

AC Electrical Characteristics[†] - Intel Non-Multiplexed Bus Mode - Read Access

† Characteristics are over recommended operating conditions unless otherwise stated.

Typical figures are at 25°C, VDD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.





onditions ²
=
⁼ , R _L = 1 K
=
⁼ , R _L = 1 K
ta s

AC Electrical Characteristics[†] - Intel Non-Multiplexed Bus Mode - Write Access

† Characteristics are over recommended operating conditions unless otherwise stated.

⁺ Typical figures are at 25°C, VDD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.





AC Electrical Characteristics[†] - JTAG Test Port Timing

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	TCK Clock Period	t _{TCKP}	100			ns	
2	TCK Clock Pulse Width High	t _{тскн}	20			ns	
3	TCK Clock Pulse Width Low	t _{TCKL}	20			ns	
4	TMS Set-up Time	t _{TMSS}	10			ns	
5	TMS Hold Time	t _{TMSH}	10			ns	
6	TDi Input Set-up Time	t _{TDIS}	20			ns	
7	TDi Input Hold Time	t _{TDIH}	60			ns	
8	TDo Output Delay	t _{TDOD}			30	ns	C _L = 30 pF
9	TRST pulse width	t _{TRSTW}	200			ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, VDD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.



Figure 19 - JTAG Test Port Timing Diagram

	C						
	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	40	61	115	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	20			ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	20			ns	
4	CKi Input Clock Period	t _{CKIP}	55	61	67	ns	
5	CKi Input Clock High Time	t _{скін}	27		34	ns	
6	CKi Input Clock Low Time	t _{CKIL}	27		34	ns	
7	CKi Input Clock Rise/Fall Time	t _r CKi, t _f CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t _{CVC}	0		20	ns	

AC Electrical Characteristics[†] - FPi and CKi Timing when CKIN1-0 bits = 00 (16.384 MHz)

† Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, VDD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics	† - FPi and CKi Timing when	CKIN1-0 bits = 01 (8.192 MHz)
-------------------------------	--------------------------------------	-------------------------------

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	90	122	220	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	45			ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	45			ns	
4	CKi Input Clock Period	t _{CKIP}	110	122	135	ns	
5	CKi Input Clock High Time	t _{CKIH}	55		69	ns	
6	CKi Input Clock Low Time	t _{CKIL}	55		69	ns	
7	CKi Input Clock Rise/Fall Time	t _r CKi, t _f CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t _{CVC}	0		20	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, VDD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes	
1	FPi Input Frame Pulse Width	t _{FPIW}	90	244	420	ns		
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	110			ns		
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	110			ns		
4	CKi Input Clock Period	t _{CKIP}	220	244	270	ns		
5	CKi Input Clock High Time	t _{CKIH}	110		135	ns		
6	CKi Input Clock Low Time	t _{CKIL}	110		135	ns		
7	CKi Input Clock Rise/Fall Time	t _r CKi, t _f CKi			3	ns		
8	CKi Input Clock Cycle to Cycle Variation	t _{CVC}	0		20	ns		

AC Electrical Characteristics[†]- FPi and CKi Timing when CKIN1-0 bits = 10 (4.096 MHz)

† Characteristics are over recommended operating conditions unless otherwise stated.

⁺ Typical figures are at 25°C, VDD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.



Figure 20 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)



Figure 21 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	STi Setup Time 2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t _{SIS2} t _{SIS4} t _{SIS8} t _{SIS16}	5 5 5 5			ns ns ns ns	
2	STi Hold Time 2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t _{SIH2} t _{SIH4} t _{SIH8} t _{SIH16}	8 8 8			ns ns ns ns	
3	STio Delay - Active to Active @2.048 Mbps @4.096 Mbps @8.192 Mbps @16.384 Mbps	t _{SOD2} t _{SOD4} t _{SOD8} t _{SOD16}	-6 -6 -6 -6		0 0 0 0	ns ns ns ns	C _L = 30 pF
4	STio Delay - Active to High-Z STio Delay - High-Z to Active 2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t _{DZ} t _{ZD}	-8 -8 -8 -8		0 0 0 0	ns ns ns ns	R _L = 1 k, C _L = 30 pF, See Note 1.
5	Output Drive Enable (ODE) Delay - High-Z to Active	t _{ZD_OD} E			260	ns	
6	Output Drive Enable (ODE) Delay - Active to High-Z	t _{DZ_OD}			260	ns	

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Input Timing

† Characteristics are over recommended operating conditions unless otherwise stated.

¹ Typical figures are at 25°C, VDD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

Note 1: High impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel the time taken to discharge C_L .



Figure 22 - ST-BUS Input and Output Timing Diagram when Operated at 2, 4, 8 and 16 Mbps



Figure 23 - GCI-Bus Input and Output Timing Diagram when Operated at 2, 4, 8 and 16 Mbps

TOP VIEW

BOTTOM VIEW







For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's l₂C components conveys a licence under the Philips l₂C Patent rights to use these components in and l₂C System, provided that the system conforms to the l₂C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

TECHNICAL DOCUMENTATION - NOT FOR RESALE