WAU8822 24-bit Stereo Audio Codec with Speaker Driver *emPowerAudio*™

Description

The WAU8822 is a low power, high quality CODEC for portable applications. In addition to precision 24-bit stereo ADCs and DACs, this device integrates a broad range of additional functions to simplify implementation of complete audio system solutions. The WAU8822 includes drivers for speaker, headphone, and differential or stereo line outputs, and integrates preamps for stereo differential microphones, significantly reducing external components.

Advanced on-chip digital signal processing includes a 5-band equalizer, a 3-D audio enhancer, a mixed-signal automatic level control for the microphone or line input through the ADC, and a digital limiter function for the playback path. Additional digital filtering options are available in the ADC path, to simplify implementation of specific application requirements such as 'wind noise reduction'. The digital interface can operate as either a master or a slave. Additionally, an internal fractional PLL is available to generate accurate audio sample rate clocks for the CODEC derived from a wide range of commonly available system clock frequencies such as 12MHz and 13MHz.

The WAU8822 operates with analog supply voltages from 2.5V to 3.6V, while the digital core can operate at 1.65V to conserve power. The loudspeaker BTL output pair and two auxiliary line outputs can operate using a 5V supply to increase output power capability, enabling the WAU8822 to drive 1 Watt into an external speaker. Internal register controls enable flexible power saving modes by powering down sub-sections of the chip under software control.

The WAU8822 is specified for operation from -40°C to +85°C, and is available with full automotive AEC-/Q100 & TS16949 qualification. It is packaged in a cost-effective, space-saving 32-lead QFN package.

Key Features

- DAC: 94dB SNR and -84dB THD ("A" weighted)
- ADC: 90dB SNR and -80dB THD ("A" weighted)
- Integrated BTL speaker driver: 1W into 8Ω
- Integrated head-phone driver: 40 mW into 16Ω
- Integrated programmable microphone amplifier
- Integrated line input and line output
- On-chip PLL
- Integrated DSP with specific functions:
 - 5-band equalizer
 - 3-D audio enhancement
 - Automatic level control
 - Audio level limiter
 - Multiple filtering options

- Standard audio interfaces: PCM and I²S
- Serial control interfaces with read/write capability
- Supports audio sample rates from 8kHz to 48kHz

Applications

- Personal Media Players
- Smartphones
- Personal Navigation Devices
- Portable Game Players
- Camcorders
- Digital Still Cameras
- Portable TVs
- Stereo Bluetooth Headsets





Pinout



| Part Number | Dimension | Package | Package Material |
|-------------|-----------|---------|---------------------|
| WAU8822YG | 5 x 5 mm | 32-QFN | Pb-Free |

Pin Descriptions

| Pin # | Name | Туре | Functionality |
|-------|------------|----------------|---|
| 1 | LMICP | Analog Input | Left MICP Input (common mode) |
| 2 | LMICN | Analog Input | Left MICN Input |
| 3 | LLIN/GPIO2 | Analog Input / | Left Line Input / alternate Left MICP Input / GPIO2 |
| | | Digital I/O | |
| 4 | RMICP | Analog Input | Right MICP Input (common mode) |
| 5 | RMICN | Analog Input | Right MICN Input |
| 6 | RLIN/GPIO3 | Analog Input / | Right Line Input/ alternate Right MICP Input / Digital Output |
| | | Digital I/O | In 4-wire mode: Must be used for GPIO3 |
| 7 | FS | Digital I/O | Digital Audio DAC and ADC Frame Sync |
| 8 | BCLK | Digital I/O | Digital Audio Bit Clock |
| 9 | ADCOUT | Digital Output | Digital Audio ADC Data Output |
| 10 | DACIN | Digital Input | Digital Audio DAC Data Input |
| 11 | MCLK | Digital Input | Master Clock Input |
| 12 | VSSD | Supply | Digital Ground |
| 13 | VDDC | Supply | Digital Core Supply |
| 14 | VDDB | Supply | Digital Buffer (Input/Output) Supply |
| 15 | CSB/GPIO1 | Digital I/O | 3-Wire MPU Chip Select or GPIO1 multifunction input/output |
| 16 | SCLK | Digital Input | 3-Wire MPU Clock Input / 2-Wire MPU Clock Input |
| 17 | SDIO | Digital I/O | 3-Wire MPU Data Input / 2-Wire MPU Data I/O |
| 18 | MODE | Digital Input | Control Interface Mode Selection Pin |
| 19 | LAUXIN | Analog Input | Left Auxiliary Input |
| 20 | RAUXIN | Analog Input | Right Auxiliary Input |
| 21 | AUXOUT1 | Analog Output | Headphone Ground / Mono Mixed Output / Line Output |
| 22 | AUXOUT2 | Analog Output | Headphone Ground / Line Output |
| 23 | RSPKOUT | Analog Output | BTL Speaker Positive Output or Right high current output |
| 24 | VSSSPK | Supply | Speaker Ground (ground pin for RSPKOUT, LSPKOUT, AUXOUT2 and AUXTOUT1 output drivers) |
| 25 | LSPKOUT | Analog Output | BTL Speaker Negative Output or Left high current output |
| 26 | VDDSPK | Supply | Speaker Supply (power supply pin for RSPKOUT, LSPKOUT, AUXOUT2 and AUXTOUT1 output drivers) |
| 27 | VREF | Reference | Decoupling for Midrail Reference Voltage |
| 28 | VSSA | Supply | Analog Ground |
| 29 | RHP | Analog Output | Headphone Positive Output / Line Output Right |
| 30 | LHP | Analog Output | Headphone Negative Output / Line Output Left |
| 31 | VDDA | Supply | Analog Power Supply |
| 32 | MICBIAS | Analog Output | Microphone Bias |







WAU8822 Data Sheet Rev 0.86 *emPowerAudio*™



Electrical Characteristics

Conditions: VDDC = 1.8V, VDDA = VDDB = VCCSPK = 3.3V, MCLK = 12.88MHz, $T_A = +25^{\circ}C$, 1kHz signal, fs = 48kHz, 24-bit audio data, 64X oversampling rate, unless otherwise stated.

| Parameter | Symbol | Comments/Conditions | Min | Тур | Max | Units |
|--|-------------------|---------------------------------------|-----|-------------|--------|------------------|
| Analog to Digital Converter (AD | C) | | | | | |
| Full scale input signal ¹ | V _{INFS} | PGABST = 0dB | | 1.0 | | Vrms |
| 1 2 | nub | PGAGAIN = 0dB | | 0 | | dBV |
| Signal-to-noise ratio | SNR | Gain = 0dB, A-weighted | tbd | 90 | | dB |
| Total harmonic distortion ² | THD+N | Input = -3dB FS input | | -80 | tbd | dB |
| Channel separation | | 1kHz input signal | | 103 | | dB |
| Digital to Analog Converter (DA) | C) driving RHI | | | | | |
| Full-scale output | | Output boost disabled | | VDDA/3 | .3 | V _{rms} |
| • | | PGA gains = 0dB | | | | |
| | | AUX1BST = 1 | | | | |
| | | AUX2BST = 1 | | | | V _{rms} |
| | | Output boost enabled | 1.: | 5 * (VDDA | / 3.3) | |
| | | PGA gains = 0dB | | | | |
| | | AUX1BST = 0 | | | | |
| | | AUX2BST = 0 | | | | |
| Signal-to-noise ratio | SNR | A-weighted | 88 | 94 | | dB |
| Total harmonic distortion ² | THD+N | $R_L = 10k\Omega$; full-scale signal | | -84 | tbd | dB |
| Channel separation | | 1kHz input signal | | 96 | | dB |
| Output Mixers | ł | | | | | 1 |
| Maximum PGA gain into mixer | | | | +6 | | dB |
| Minimum PGA gain into mixer | | | | -15 | | dB |
| PGA gain step into mixer | | Guaranteed monotonic | | 3 | | dB |
| Speaker Output (RSPKOUT / LS | PKOUT with 8 | Ω bridge-tied-load) | | | | |
| Full scale output ⁴ | | SPKBST = 1 | | VCCSPK / | 3.3 | V _{rms} |
| 1 | | | | | | |
| | | SPKBST = 0 | (V(| CCSPK / 3.3 |)*1.5 | V _{rms} |
| Total harmonic distortion ² | THD+N | $P_o = 200 \text{mW}$ | | *63 | | dB |
| | | VDDSPK=3.3V | | | | |
| | | $P_0 = 320 \text{mW}$ | | -64 | | dB |
| | | VDDSPK = 3.3V | | | | |
| | | $P_0 = 500 \text{mW},$ | | -60 | | dB |
| | | VDDSPK = 5V | | | | |
| | | $P_0 = 860 \text{mW},$ | | -61 | | dB |
| | | VDDSPK = 5V | | | | |
| Signal-to-noise ratio | SNR | VDDSPK = 3.3V | | 91 | | dB |
| 0 | | | | | | |
| | | VDDSPK=5V | | 90 | | dB |
| | | | | | | |
| Power supply rejection ratio | PSRR | | | 81 | | dB |
| (50Hz - 22kHz) | | | | | | |
| | | VDDSPK = 5V (boost) | | 72 | | dB |
| Analog Outputs (RHP / LHP; RS | PKOUT / I SPI | KOUT) | 1 | | 1 | |
| Maximum programmable gain | | | | +6 | | dB |
| Minimum programmable gain | | | | -57 | | dB |
| Programmable gain step size | | Guaranteed monotonic | | | + | |
| | | Guaranteed monotonic | | 1 | | dB |
| Mute attenuation | | 1kHz full scale signal | | 85 | | dB |

Electrical Characteristics, cont'd.

Conditions: VDDC = 1.8V, VDDA = VDDB = VCCSPK = 3.3V, MCLK = 12.288MHz, $T_A = +25^{\circ}$ C, 1kHz signal, fs = 48kHz, 24-bit audio data, unless otherwise stated.

| Parameter | Symbol | Comments/Conditions | Min | Тур | Max | Units |
|---|----------------------|---|----------|------------|--------------|------------------|
| Headphone Output (RHP / LHP wi | th 32 Ω load) | | | | | |
| 0dB full scale output voltage | | | | AVDD/3. | 3 | V _{rms} |
| Signal-to-noise ratio | SNR | A-weighted | | 92 | | dB |
| Total harmonic distortion ² | THD+N | $R_L = 16\Omega, P_o = 20mW,$ | | 80 | | dB |
| | | VDDA = 3.3V | | | | |
| | | $\frac{\text{VDDA} = 3.3\text{V}}{\text{R}_{\text{L}} = 32\Omega, \text{ P}_{\text{o}} = 20\text{mW},}$ | | 85 | | dB |
| | | VDDA = 3.3V | | | | |
| AUXOUT1 / AUXOUT2 with 10kΩ | / 50pF load | | 1 | | | 1 |
| Full scale output | | AUX1BST = 0 $AUX2BST = 0$ | | VDDSPK / (| 3.3 | V _{rms} |
| | | AUX1BST = 1 AUX2BST = 1 | (VE | DSPK / 3.3 |) * 1.5 | V _{rms} |
| Signal-to-noise ratio | SNR | | 1 | 87 | | dB |
| Total harmonic distortion ² | THD+N | | | -83 | | dB |
| Channel separation | 1 | 1kHz signal | | 99 | | dB |
| Power supply rejection ratio | PSRR | Ŭ | | 53 | | dB |
| (50Hz - 22kHz) | | | | 50 | | ID |
| | | VDDSPK = 5V (boost) | | 56 | | dB |
| Microphone Inputs (LMICP, LMIC | CN, RMICP, I | RMICN, LLIN, RLIN) and Pr | ogrammab | le Gain Am | plifier (PG. | A) |
| Full scale input signal ¹ | | PGABST = 0dB | | 1.0 | | Vrms |
| | | PGAGAIN = 0dB | | 0 | | dBV |
| Programmable gain | | | -12 | | 35.25 | dB |
| Programmable gain step size | | Guaranteed Monotonic | | 0.75 | | dB |
| Mute Attenuation | | | | 120 | | dB |
| Input resistance | | Inverting Input | | 1.0 | | 10 |
| | | PGA Gain = 35.25 dB PGA Gain = 0dB | | 1.6 | | kΩ |
| | | PGA Gain = $0dB$ PGA Gain = $-12dB$ | | 47 75 | | kΩ kΩ |
| | | Non-inverting Input | | 94 | | kΩ |
| Input capacitance | | Tion-myerting input | | 10 | | pF |
| PGA equivalent input noise | | 0 to 20kHz, Gain set to | | 120 | | μV |
| r equivalent input noise | | 35.25dB | | 120 | | μ |
| Input Boost Mixer | | | | | | |
| Gain boost | | Boost disabled | | 0 | | dB |
| | | Boost enabled | | 20 | | dB |
| Gain range LLIN / RLIN or LAUXIN / RAUXIN to boost/mixer | | | -12 | | 6 | dB |
| Gain step size to boost/mixer | | | | 3 | | dB |
| Auxiliary Analog Inputs (LAUXIN | RAUXIN) | | | | | |
| Full scale input signal ¹ | | Gain = 0dB | | 1.0 0 | | Vrms dBV |
| Input resistance | | Aux direct-to-out path, only | | | | |
| - | | Input gain $= +6.0$ dB | | 20 | | kΩ |
| | | Input gain = 0.0dB | | 40 | | kΩ |
| | | Input gain = -12dB | | 159 | | kΩ |
| Input capacitance | | | | 10 | | pF |

NUVOTON

Electrical Characteristics, cont'd.

Conditions: VDDC = 1.8V, VDDA = VDDB = VCCSPK = 3.3V, MCLK = 12.88MHz, T_A = $+25^{\circ}$ C, 1kHz signal, fs = 48kHz, 24-bit audio data, unless otherwise stated.

| Parameter | Symbol | Comments/Conditions | Min | Тур | Max | Units |
|--------------------------------------|----------------------|---|---------------|---------------------------------|---------------|--------------|
| Automatic Level Control (ALC |) & Limiter: ADC | C path only | | | | |
| Target record level | | | -22.5 | | -1.5 | dBFS |
| Programmable gain | | | -12 | | 35.25 | dB |
| Gain hold time ³ | t _{HOLD} | Doubles every gain step, with 16 steps total | 0 / 2.6 | 7 / 5.33 / | / 43691 | ms |
| Gain ramp-up (decay) ³ | t _{DCY} | ALC Mode ALC = 0 | 4 / 8 | 8 / 16 / / 4 | 4096 | ms |
| | | Limiter Mode ALC = 1 | 1 / | 2/4//1 | 024 | ms |
| Gain ramp-down (attack) ³ | t _{ATK} | ALC Mode ALC = 0 | 1 / | 2/4//1 | 024 | ms |
| | | Limiter Mode ALC = 1 | 0.25 | / 0.5 / 1 / | / 128 | ms |
| Mute Attenuation | | | | 120 | | dB |
| Microphone Bias | | | | | | |
| Bias voltage | V _{MICBIAS} | See Figure 3 | |), 0.60,0.65, 75, 0.85, or (| , | VDDA VDDA |
| Bias current source | I _{MICBIAS} | | 0., | 3 | | mA |
| Output noise voltage | V _n | 1kHz to 20kHz | | 14 | | nV/√Hz |
| Digital Input/Output | | | | | | |
| Input HIGH level | V _{IL} | | 0.7 * VDDC | | | V |
| Input LOW level | V _{IH} | | | | 0.3 * VDDC | V |
| Output HIGH level | V _{OH} | $I_{Load} = 1mA$ | 0.9 * VDDC | | | V |
| Output LOW level | V _{OL} | $I_{Load} = -1mA$ | | | 0.1 * VDDC | V |
| Input capacitance | | | | 10 | | pF |

Notes

1. Full Scale is relative to the magnitude of VDDA and can be calculated as FS = VDDA/3.3.

2. Distortion is measured in the standard way as the combined quantity of distortion products plus noise. The signal level for distortion measurements is at 3dB below full scale, unless otherwise noted.

3. Time values scale proportionally with MCLK. Complete descriptions and definitions for these values are contained in the detailed descriptions of the ALC functionality.

4. With default register settings, SPKVDD should be 1.5xVDDA (but not exceeding maximum recommended operating voltage) to optimize available dynamic range in the AUXOUT1, AUXOU2, RSPKOUT, and LSPKOUT outputs stages.

Absolute Maximum Ratings

| Condition | Min | Max | Units |
|--|------------|-------------|-------|
| VDDB, VDDC, VDDA supply voltages | -0.3 | +3.90 | V |
| VDDSPK supply voltage (default register configuration) | -0.3 | +5.80 | V |
| VDDSPK supply voltage (optional low voltage configuration) | -0.3 | +3.90 | V |
| Core Digital Input Voltage range | VSSD – 0.3 | VDDC + 0.30 | V |
| Buffer Digital Input Voltage range | VSSD – 0.3 | VDDB + 0.30 | V |
| Analog Input Voltage range | VSSA – 0.3 | VDDA + 0.30 | V |
| Industrial operating temperature | -40 | +85 | °C |
| Storage temperature range | -65 | +150 | °C |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty.

Operating Conditions

| Condition | Symbol | Min | Typical | Max | Units |
|-------------------------------|------------------------|------|---------|------|-------|
| Digital supply range (Core) | VDDC | 1.65 | | 3.60 | V |
| Digital supply range (Buffer) | VDDB | 1.65 | | 3.60 | V |
| Analog supply range | VDDA | 2.50 | | 3.60 | V |
| Speaker supply (SPKBST=0) | VDDSPK | 2.50 | | 5.50 | V |
| Speaker supply (SPKBST=1) | VDDSPK | 2.50 | | 5.50 | V |
| Ground | VSSD VSSA VSSSPK | | 0 | | v |

1. VDDA must be \geq VDDC.

2. VDDB must be \geq VDDC.



1 General Description

The WAU8822 is a stereo device with identical left and right channels that share common support elements. Additionally, the right channel auxiliary output path includes a dedicated submixer that supports mixing the right auxiliary input directly into the right speaker output driver. This enables the right speaker channel to output audio that is not present on any other output.

1.1.1 Analog Inputs

All inputs, except for the wide range programmable amplifier (PGA), have available analog input gain conditioning of -15dB through +6dB in 3dB steps. All inputs also have individual muting functions with excellent channel isolation and off-isolation from all outputs. All inputs are suitable for full quality, high bandwidth signals.

Each of the left-right stereo channels includes a low noise differential PGA amplifier, programmable for high-gain input. This may be used for a microphone level through line level source. Gain may be set from +35.25db through -12dB at the analog difference-amplifier type programmable amplifier input stage. A separate additional 20dB analog gain is available on this input path, between the PGA output and ADC mixer input. The output of the ADC mixer may be routed to the ADC and/or analog bypass to the analog output sections.

Each channel also has a line level input. This input may be routed to the input PGA, and/or directly to the ADC input mixer.

Each channel has a separate additional auxiliary input. This is a line level input which may be routed the ADC input mixer and/or directly to the analog output mixers.

1.1.2 Analog Outputs

There are six high current analog audio outputs. These are very flexible outputs that can be used individually or in stereo pairs for a wide range of end uses. However, these outputs are optimized for specific functions and are described in this section using the functional names that are applicable to those optimized functions.

Each output receives its signal source from built-in analog output mixers. These mixers enable a wide range of signal combinations, including muting of all sources. Additionally, each output has a programmable gain function, output mute function, and output disable function.

The RHP and LHP headphone outputs are optimized for driving a stereo pair of headphones, and are powered from the main analog voltage supply rail, VDDA. These outputs may be coupled using traditional DC blocking series capacitors. Alternatively, these may be configured in a no-capacitor DC coupled design using a virtual ground at ¹/₂ VDDA provided by an AUXOUT analog output.

The AUXOUT1 and AUXOUT2 analog outputs are powered from the VDDSPK supply rail and VSSSPK ground return path. The supply rail may be the same as VDDA, or may be a separate voltage up to 5.5Vdc. This higher voltage enables these outputs to have an increased output voltage range and greater output power capability.

The RSPKOUT and LSPKOUT loudspeaker outputs are powered from the VDDSPK power supply rail and VSSGND ground return path. LSPKOUT receives its audio signal via an additional submixer. This submixer supports combining a traditional alert sound (from the RAUXIN input) with the right channel headphone output mixer signal. This submixer also provides the signal invert function that is necessary for the normal BTL (Bridge Tied Load) configuration used to drive a high power external loudspeaker. Alternatively, each loudspeaker output may be used individually as a separate high current analog output driver.



1.1.3 ADC, DAC, and Digital Signal Processing

Each left and right channel has an independent high quality ADC and DAC associated with it. These are high performance, 24-bit delta-sigma converters that are suitable for a very wide range of applications.

The ADC and DAC functions are each individually supported by powerful analog mixing and routing. The ADC output may be routed to the digital output path and/or to the input of the DAC in a digital passthrough mode. The ADC and DAC blocks are also supported by advanced digital signal processing subsystems that enable a very wide range of programmable signal conditioning and signal optimizing functions. All digital processing is with 24-bit precision, as to minimize processing artifacts and maximize the audio dynamic range supported by the WAU8822.

The ADCs are supported by a wide range, mixed-mode Automatic Level Control (ALC), a high pass filter, and a notch filter. All of these features are optional and highly programmable. The high pass filter function is intended for DC-blocking or low frequency noise reduction, such as to reduce unwanted ambient noise or "wind noise" on a microphone input. The notch filter may be programmed to greatly reduce a specific frequency band or frequency, such as a 50Hz, 60Hz, or 217Hz unwanted noise.

The DACs are supported by a programmable limiter/DRC (Dynamic Range Compressor). This is useful to optimize the output level for various applications and for use with small loudspeakers. This is an optional feature that may be programmed to limit the maximum output level and/or boost an output level that is too small.

Digital signal processing is also provided for a 3D Audio Enhancement function, and for a 5-Band Equalizer. These features are optional, and are programmable over wide ranges. This pair of digital processing features may be applied jointly to either the ADC audio path or to the DAC audio path, but not to both paths simultaneously.

1.1.4 Voltage Reference and Microphone Bias

Built-in power management includes a high stability voltage reference. This is used as an internal reference, and to generate a high quality, programmable microphone bias supply voltage that is well isolated from the supply rails. This microphone bias supply is suitable for both conventional electret (ECM) type microphone, and to power the newer MEMS all-silicon type microphones.

1.1.5 Digital Interfaces

Command and control of the device is accomplished using a 2-wire/3-wire/4-wire serial control interface. This is a simple, but highly flexible interface that is compatible with many commonly used command and control serial data protocols and host drivers.

Digital audio input/output data streams are transferred to and from the device separately from command and control. The digital audio data interface supports either I2S or PCM audio data protocols, and is compatible with commonly used industry standard devices that follow either of these two serial data formats.

1.1.6 Clock Requirements

The clocking signals required for the audio signal processing, audio data I/O, and control logic may be provided externally, or by optional operation of a built-in PLL (Phase Locked Loop). An external master clock (MCLK) signal must be active for analog audio logic paths to align with control register updates, and is required as the reference clock input for the PLL, if the PLL is used.

The PLL is provided as a low cost, zero external component count optional method to generate required clocks in almost any system. The PLL is a fractional-N divider type design, which enables generating accurate desired audio sample rates derived from a very wide range of commonly available system clocks.

The frequency of the system clock provided as the PLL reference frequency may be any stable frequency in the range between 8MHz and 33MHz. Because the fractional-N multiplication factor is a very high precision 24-bit value, any desired sample rate supported by the WAU8822 can be generated with very high accuracy, typically limited by the accuracy of the external reference frequency. Reference clocks and sample rates outside of these ranges are also possible, but may involve performance tradeoffs and increased design verification.



2 Application Information

2.1 Typical Application Schematic



Figure 2: Schematic with recommended external components for typical application with AC-coupled headphones and stereo electret (ECM) style microphones.

- Note 1: All non-polar capacitors are assumed to be low ESR type parts, such as with MLC construction or similar. If capacitors are not low ESR, additional 0.1ufd and/or 0.01ufd capacitors may be necessary in parallel with the bulk 4.7ufd capacitors on the supply rails.
- Note 2: Load resistors to ground on outputs may be helpful in some applications to insure a DC path for the output capacitors to charge/discharge to the desired levels. If the output load is always present and the output load provides a suitable DC path to ground, then the additional load resistors may not be necessary. If needed, such load resistors are typically a high value, but a value dependent upon the application requirements.
- Note 3: To minimize pops and clicks, large polarized output capacitors should be a low leakage type.
- Note 4: Depending on the microphone device and PGA gain settings, common mode rejection can be improved by choosing the resistors on each node of the microphone such that the impedance presented to any noise on either microphone wire is equal.



2.2 **Power Consumption**

WAU8822 has flexible power management capability which allows sections not being used to be powered down, to draw minimum current in battery-powered applications. Table – shows typical power consumption in different operating conditions.

| Mode | Conditions | VDDA = 3V | VDDC = 1.8V | VDDB = 3V | Total Power |
|----------|---|--------------|-----------------------|--------------|----------------|
| | | mA | mA | mA | mW |
| OFF | | tbd | tbd | tbd | tbd |
| Sleep | VREF off, no clocks, | 0.1 | 0.001 | 0.0003 | 0.15 |
| | VREF maintained @ $75k\Omega$, no clocks, | 0.0 | 0.001 | 0.0003 | 0.045 |
| | VREF maintained @ $300k\Omega$, no clocks, | 0.0 | 0.001 | 0.0003 | 0.025 |
| | VREF maintained @ $5k\Omega$, no clocks, | 0.3 | 0.001 | 0.0003 | 0.78 |
| Stereo | 8kHz | 7.9 | 1.7 | 0.005 | 26.7 |
| Record | 8kHz, PLL on | 10.4 | 2.9 | 0.07 | 36.6 |
| Stereo | 16Ω HP, 44.1kHz, PLL on, sine wave | 24.5 | 8.2 | 0.07 | 88.5 |
| Playback | 16Ω HP, 44.1kHz, quiescent | 4.4 | 6.2 | 0.005 | 24.4 |
| | 16Ω HP, 44.1kHz, white noise | 7.2 | 6.5 | 0.005 | 33.3 |
| | 16Ω HP, 44.1kHz, sine wave | 22.0 | 6.8 | 0.005 | 78.3 |
| | 16Ω HP, 44.1kHz, PLL on, sine wave | 24.5 | 8.2 | 0.07 | 88.5 |

Table 1: Typical Power Consumption in Various Application Modes.

2.3 Supply Currents of Specific Blocks

WAU8822 can be programmed to enable/disable various analog blocks individually, and the current to some of the major blocks can be reduced with minimum impact on performance. The table below shows the change in current consumed with different register settings. <u>Sample rate settings will vary current consumption of VDDC supply</u>, which draws consumes approximately 4mA @ 1.8V and fs = 48kHz. Lower sampling rates draw lower current.

| Reg | ister | Function | Bit | VDDA current increase/ |
|------|-------|---------------------|--------------|--|
| Dec | Hex | | | Decrease when enabled |
| | | | REFIMP[1:0] | +100μA for 80kΩ and 300kΩ +260μA for 3kΩ |
| 1 | | | IOBUFEN[2] | +100µA |
| | | D | ABIASEN[3] | +600µA |
| 1 | 01 | Power Monogement | MICBIASEN[4] | +540µA |
| 1 | 01 | Management 1 | PLLEN[5] | +2.5 mA +1/5mA from VDDC with clocks applied |
| | | | AUX2MXEN[6] | +200µA |
| | | | AUX1MXEN[7] | +200µA |
| | | | DCBUFEN[8] | +140µA |
| | | | LADCEN[0] | +2.3 mA with 64X OSR +3.3 mA with 128X OSR |
| 2 02 | | | RADCEN[1] | +2.3 mA with 64X OSR +3.3 mA with 128X OSR |
| | | Power | LPGAEN[2] | +300µA |
| 2 | 02 | Management | RPGAEN[3] | +300µA |
| | | 2 | LBSTEN[4] | +650µA |
| | | | RBSTEN[5] | +650µA |
| | | | SLEEP[6] | |
| | | | LHPEN[7] | +800µA |
| | | | RHPEN[8] | +800µA |
| | | | LDACEN[0] | +1.6 mA with 64X OSR |
| | | | EDMCENT(0] | +1.7 mA with 128X OSR |
| | | | RDACEN[1] | +1.6 mA with 64X OSR |
| | | | | +1.7 mA with 128X OSR |
| | | Power | LMIXEN[2] | +250μA |
| 3 | 03 | Management | RMIXEN[3] | +250µA |
| | | 3 | BIASGEN[4] | |
| | | | RSPKEN[5] | +1.1 mA from VDDSPK |
| | | | LSPKEN[6] | +1.1 mA from VDDSPK |
| | | | AUXOUT2EN[7] | +225μA |
| | | | AUXOUT1EN[8] | +225μA |
| | | | IBIADJ[1:0] | -1.2mA with IBIADJ at 11 |
| | | | REGVOLT[2:3] | |
| | | Power | MICBIASM[4] | |
| 58 | 3A | Management | LPSPKD[5] | 1 1mA with no SND domain @ 01 U |
| | | 4 | LPADC[6] | -1.1mA with no SNR decrease @ 8kHz |
| | | | LPIPBST[7] | -600µA with no SNR decrease @ 8kHz -1.1mA with 1.4dB SNR decrease |
| | | | LPDAC[8] | @ 44.1kHz |

| Table 2: VDDA 3.3V S | pply Current in Various Modes |
|----------------------|-------------------------------|
|----------------------|-------------------------------|



3 Appendix A: Digital Filter Characteristics

| Parameter | Conditions | Min | Тур | Max | Units |
|--------------------------------------|----------------|-------|-------|----------|-------|
| ADC Filter | | | | | |
| Passband | +/- 0.015dB | 0 | | 0.454 | fs |
| Passoand | -6dB | | 0.5 | | fs |
| Passband Ripple | | | | +/-0.015 | dB |
| Stopband | | 0.546 | | | fs |
| Stopband Attenuation | f > 0.546 * fs | -60 | | | dB |
| Group Delay | | | 28.25 | | 1/fs |
| ADC High Pass Filter | | | | | |
| | -3dB | | 3.7 | | Hz |
| High Pass Filter Corner Frequency | -0.5dB | | 10.4 | | Hz |
| | -0.1dB | | 21.6 | | Hz |
| DAC Filter | | | | | |
| Passband | +/- 0.035dB | 0 | | 0.454 | fs |
| Passoand | -6dB | | 0.5 | | fs |
| Passband Ripple | | | | +/-0.035 | dB |
| Stopband | | 0.546 | | | fs |
| Stopband Attenuation | f > 0.546 * fs | -55 | | | dB |
| Group Delay | | | 28 | | 1/fs |

Table 3: Digital Filter Characteristics

TERMINOLOGY

1. Stop Band Attenuation (dB) - the degree to which the frequency spectrum is attenuated (outside audio band)

2. Pass-band Ripple - any variation of the frequency response in the pass-band region

3. Note that this delay applies only to the filters and does not include other latencies, such as from the serial data interface



Figure 4: DAC Filter Ripple

Figure 6: ADC Filter Ripple



nuvoton













Figure 10: ADC Highpass Filter Response, HPF enabled, FS = 12kHz







Figure 12: EQ Band 2 Peak Filter Gains for Lowest Cut-Off Frequency with EQ2BW = 0



Figure 14: EQ Band 3 Peak Filter Gains for Lowest Cut-Off Frequency with EQ3BW = 0

WAU8822 Data Sheet Rev 0.86 *emPowerAudio*™



Figure 16: EQ Band 4 Peak Filter Gains for Lowest Cut-Off Frequencies with EQ4BW = 0



Figure 18: EQ Band 5 Gains for Lowest Cut-Off Frequency



4 Appendix D: Register Overview

| | | NAME | Bit 8 | Bit 7 | Bit 6 | Bit5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Defau |
|--|---|---|--|--|--|---|---|--|--|---|---|--|
| 0 | 00 | Software Reset | | | | | SET (SOFTWAI | | | | | |
| | | Power Management 1 | DCBUFEN | AUX1MXEN | | PLLEN | MICBIASEN | ABIASEN | IOBUFEN | | FIMP | 000 |
| ! | 02 | Power Management 2 | RHPEN | NHPEN | SLEEP | RBSTEN | LBSTEN | RPGAEN | LPGAEN | RADCEN | LADCEN | 000 |
| | 03 | Power Management 3 | AUXOUT1EN | AUXOUT2EN | LSPKEN | RSPKEN | BIASGEN | RMIXEN | LMIXEN | RDACEN | LDACEN | 000 |
| ner | al Aud | io Controls | | | | | | | | | | |
| | 04 | Audio Interface | BCLKP | LRP | WL | EN | AIF | MT | DACPHS | ADCPHS | MONO | 050 |
| | 05 | Companding | | Reserved | | CMB8 | DAC | CM | ADO | CCM | PASSTHRU | 00 |
| | 06 | Clock Control 1 | CLKM | | MCLKSEL | | | BCLKSEL | | Reserved | CLKIOEN | 14 |
| 1 | 07 | Clock Control 2 | 4WSPIEN | | Reser | rved | | | SMPLR | | SCLKEN | 00 |
| ; | 08 | GPIO | | Reserved | | GPIO | 1PLL | GPIO1PL | | GPIO1SEL | | 00 |
|) | 09 | Jack Detect 1 | JCKV | IIDEN | JCKDEN | JCK | | | Re | eserved | | 00 |
| 0 | | DAC Control | | erved | SOFTMT | Rese | | DACOS | AUTOMT | RDACPL | LDACPL | 00 |
| 1 | 0B | Left DAC Volume | LDACVU | lived | 5011111 | 1000 | LDAC | | | ind ind i | LDITOLE | 0F |
| 2 | - | Right DAC Volume | RDACVU | | | | RDAC | | | | | 0F |
| 3 | 0C 0D | Jack Detect 2 | Reserved | | JCKDO | DEN1 | KDAC | JUAIN | ICK | DOEN0 | | 00 |
| | 0D 0E | | | LIDEAN | JUKDO | HPF | | ADCOS | | | LADODI | _ |
| 4 | - | ADC Control | HPFEN | HPFAM | | HPF | LADO | ADCOS | Reserved | RADCPL | LADCPL | 10 |
| 5 | F | Left ADC Volume | LADCVU | | | | | GAIN | | | | 0F |
| 5 | | Right ADC Volume | RADCVU | | | | RADC | GAIN | | | | 0F |
| 7 | | Reserved | | | | | | | | | | 1 |
| | izer | | 1 | | | | | | | | | |
| 8 | | EQ1-low cutoff | EQM | Reserved | EQ1 | | | | EQ1GC | | | 12 |
|) | 13 | EQ2-peak 1 | EQ2BW | Reserved | EQ2 | | | | EQ2GC | | | 02 |
|) | 14 | EQ3-peak 2 | EQ3BW | Reserved | EQ3 | SCF | | | EQ3GC | | | 02 |
| 1 | 15 | EQ4-peak3 | EQ4BW | Reserved | EQ4 | ICF | | | EQ4GC | | | 02 |
| 2 | 16 | EQ5-high cutoff | Rese | erved | EQS | SCF | | | EQ5GC | | | 02 |
| 3 | 17 | Reserved | | | | | | | | | | |
| C | Limiter | | | | | | | | | | | |
| 4 | | DAC Limiter 1 | DACLIMEN | | DACLI | MDCY | | | DAC | LIMATK | | 03 |
| 5 | | DAC Limiter 2 | | erved | | DACLIMTHL | | | | LIMBST | | 00 |
| 5 | | Reserved | i i co | | 1 | | | | DAC | | | 00 |
| | Filter | Reserved | | | | | | | | | | <u> </u> |
| 7 | | Notch Filter 1 | NFCU1 | NFCEN | l | | | NFCA0[13:7] | | | | 00 |
| 8 | 1D 1C | | NFCU2 | Reserved | | | | NFCA0[13.7] | | | | 00 |
| - | | Notch Filter 2 | | | | | | | | | | - |
| 9 | | Notch Filter 3 | NFCU3 | Reserved | | | | NFCA1[13:7] | | | | 00 |
| 0 | | Notch Filter 4 | NFCU4 | Reserved | | | | NFCA1[6:0] | | | | 00 |
| 1 | | Reserved | | | | | | | | | | |
| | | ise Gate Control | | 273) X | | [| | | | | . . | |
| 2 | 20 | ALC Control 1 | | CEN | Reserved | | ALCMXGAIN | | L | ALCMNGAI | N | 03 |
| 3 | 21 | ALC Control 2 | Reserved | | ALC | HT | | | A | LCSL | | 00 |
| |] | 17.0.0 10 | | | | 011 | | | | a - mu | | |
| | 22 | ALC Control 3 | ALCM | | ALCI | DCY | 1 | | AL | .CATK | | - |
| 5 | 23 | Noise Gate | ALCM | Rese | | DCY | ALCTBLSEL | ALCNEN | AL | .CATK ALCNTH | | - |
| 5 ase | 23 Lockee | Noise Gate d Loop | ALCM | | ALCI | DCY | | ALCNEN | | ALCNTH | | 01 |
| 5 <mark>ase</mark> 6 | 23 Locke 24 | Noise Gate d Loop PLL N | ALCM | Rese | ALCI | DCY | ALCTBLSEL | | P | | | 01 |
| 5 ase 6 7 | 23 Lockee 24 25 | Noise Gate d Loop PLL N PLL K 1 | ALCM | | ALCI | DCY | PLLMCLK | | | ALCNTH | | 01 |
| 4 5 6 7 8 | 23 Lockee 24 25 | Noise Gate d Loop PLL N | ALCM | Rese | ALCI | DCY | | | P | ALCNTH | | 01 |
| 5 ase 6 7 | 23 Locket 24 25 26 | Noise Gate d Loop PLL N PLL K 1 | ALCM | Rese | ALCI | DCY | PLLMCLK | | P | ALCNTH | | 01 |
| 5 ase 5 7 8 9 | 23 Locker 24 25 26 27 | Noise Gate d Loop PLL N PLL K 1 PLL K 2 | ALCM | Rese | ALCI | DCY Reserv | PLLMCLK PLLK[17:9] PLLK[8:0] | | P | ALCNTH | MICBIASM | 01 00 00 09 0E |
| 5 ase 5 7 8 9 | 23 Locker 24 25 26 27 | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode | ALCM | Rese | ALCI | | PLLMCLK PLLK[17:9] PLLK[8:0] | | P | ALCNTH | MICBIASM | 01 00 00 09 0E |
| 5 ase 5 7 8 9 0 5 ce | 23 Lockee 24 25 26 27 28 | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode | ALCM | Rese | ALCI | | PLLMCLK PLLK[17:9] PLLK[8:0] | | F K[23:18] | ALCNTH | MICBIASM | 01 00 00 09 0E 00 |
| 5 nse 5 7 3 9 9 1 | 23 Lockee 24 25 26 27 28 Ilaneou | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s | ALCM | Rese | ALCI erved | | PLLMCLK PLLK[17:9] PLLK[8:0] | | F K[23:18] | ALCNTH | MICBIASM | 01 00 00 09 0E 00 |
| 5 1 se 5 7 3 9 1 2 | 23 Lockee 24 25 26 27 28 Ilaneou 29 2A | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control | ALCM | Rese | ALCI erved | | PLLMCLK PLLK[17:9] PLLK[8:0] | PLLF | F K[23:18] | ALCNTH PLLN DEPTH | MICBIASM | 01 000 000 009 009 000 000 000 |
| 5 1150 5 7 7 8 9 0 0 0 0 0 0 0 0 0 0 0 0 0 | 23 Lockee 24 25 26 27 28 Ilaneou 29 2A 2B | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode ss 3D control Reserved | | Rese Reserved | ALCI rrved rrved Reserved | Reserv | PLLMCLK PLLK[17:9] PLLK[8:0] ved RSUBBYP | PLLF | F {[23:18] 3DI RAUXRSUBG | ALCNTH | | 01 00 000 009 009 000 000 000 000 |
| 5 11 15 17 13 13 13 14 15 15 15 15 15 15 15 15 15 15 | 23 Lockee 24 25 26 27 28 Ilaneou 29 2A 2B 2C | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode ss 3D control Reserved Right Speaker Submix | | Reserved Reserved | ALCI rrved rrved Reserved | Reserv | PLLMCLK PLLK[17:9] PLLK[8:0] ved RSUBBYP | PLLI | F {[23:18] 3DI RAUXRSUBG | ALCNTH | RAUXSMUT | 01 00 000 009 009 000 000 000 000 000 00 |
| 5 ase 5 7 8 9 0 sce 1 2 3 4 5 | 23 Lockee 24 25 26 27 28 Ilaneou 29 2A 2B 2C | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control | MICE | Reserved Reserved Reserved BIASV | ALCI rrved Reserved RLINRPGA | Reserv | PLLMCLK PLLK[17:9] PLLK[8:0] ved RSUBBYP | PLLF PLLF Reserved LPG, | F ([23:18] 3DI RAUXRSUBG LLINLPGA | ALCNTH | RAUXSMUT | 01 000 009 009 000 000 000 000 000 000 0 |
| 5 ase 5 7 8 9 0 sce 1 2 3 4 5 5 5 | 23 Lockee 24 25 26 27 28 llaneou 29 2A 2B 2C 2D | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain | MICE | Reserved Reserved Reserved BIASV LPGAZC | ALCI rved rved Reserved RLINRPGA LPGAMT RPGAMT | Reserv | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA | PLLF PLLF Reserved LPG, | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN | ALCNTH | RAUXSMUT LMICPLPGA | 01 000 009 008 000 000 000 000 000 000 000 |
| 5 6 7 8 9 0 5 5 5 7 | 23 Lockee 24 25 26 27 28 llaneou 29 2A 2B 2C 2D 2E 2F | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost | MICE LPGAU RPGAU LPGABST | Reserved Reserved BIASV LPGAZC RPGAZC Reserved | ALCI rved rved Reserved RLINRPGA LPGAMT RPGAMT I | Reserver RMIXMUT RMICNRPGA PGABSTGAIN | PLLMCLK PLLK[17:9] PLLK[8:0] ved RSUBBYP RMICPRPGA | PLLE PLLE Reserved LPG RPG | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA | RAUXSMUT LMICPLPGA IN | 01 00 00 09 09 00 00 00 00 00 00 00 00 00 |
| 5 6 7 8 9 0 0 8 8 6 7 8 8 | 23 Lockee 24 25 26 27 28 llaneou 29 2A 2B 2C 2D 2E 2F 30 | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Left ADC Boost Right ADC Boost | MICE LPGAU LPGABST RPGABST | Reserved Reserved BIASV LPGAZC RPGAZC Reserved Reserved | ALCI rrved Reserved RLINRPGA LPGAMT RPGAMT L F | Reserv RMIXMUT RMICNRPGA PGABSTGAIN | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA | PLLI PLLI Reserved LPG, RPG Reserved SPKSTAGE | F [23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA RAUXBSTGA | RAUXSMUT LMICPLPGA IN | 01 00 00 09 00 00 00 00 00 00 00 00 00 00 |
| 5 1se 5 7 3 9 0 sce 1 2 3 4 5 5 7 8 9 9 9 1 1 2 1 5 7 8 9 9 9 9 9 9 9 9 9 9 9 9 9 | 23 Lockee 24 25 26 27 28 Laneou 29 2A 2B 2C 2D 2E 2F 30 31 | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control | MICE LPGAU RPGAU LPGABST RPGABST RPGABST RESC | Reserved Reserved BIASV LPGAZC RPGAZC Reserved Reserved erved | ALCI erved Reserved RLINRPGA LPGAMT RPGAMT LDACRMX | Reserv RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA | PLLH PLLH Reserved LPG, RPG Reserved SPKSTAGE AUX2BST | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN AGAIN SPKBST | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA RAUXBSTGA TSEN | RAUXSMUT LMICPLPGA IN IN AOUTIMP | 01 000 009 00E 000 000 000 000 000 000 001 011 011 |
| 5 1 se 5 7 8 9 9 9 9 9 9 9 9 9 9 9 9 9 | 23 Lockee 24 25 26 27 28 llaneou 29 2A 2B 2C 2D 2E 2F 30 31 32 | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer | MICE LPGAU RPGAU LPGABST RPGABST Rese | Reserved Reserved BIASV LPGAZC Reserved Reserved Reserved rved LAUXMXGAIN | ALCI rrved Reserved RLINRPGA LPGAMT RPGAMT I LDACRMX | Reserv RMIXMUT RMICNRPGA PGABSTGAIN RDACLMX LAUXLMX | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA AUX1BST I | PLLF Reserved LPG, RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA RAUXBSTGA TSEN LBYPLMX | RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX | 01 000 009 00E 000 000 000 000 001 001 000 000 000 |
| 5 1 se 5 7 3 9 0 5 5 6 7 8 6 7 8 6 7 8 6 7 8 6 7 8 8 9 1 1 1 1 1 1 1 1 | 23 Lockee 24 25 26 27 28 llaneou 29 2A 2B 2C 2D 2E 2F 30 31 32 33 | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer | MICE LPGAU RPGAU LPGABST RPGABST Rese | Reserved Reserved BIASV LPGAZC RPGAZC Reserved Reserved reved LAUXMXGAIN RAUXMXGAIN | ALCI rrved Reserved RLINRPGA LPGAMT RPGAMT LDACRMX | Reserv RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA AUX1BST I | PLLE Reserved LPG. Reserved SPKSTAGE AUX2BST AUX2BST BYPMXGAIN | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN AGAIN SPKBST | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA RAUXBSTGA TSEN | RAUXSMUT LMICPLPGA IN IN AOUTIMP | 011 000 000 009 000 000 000 000 000 000 |
| 5 11 5 7 3 7 3 3 5 5 5 7 3 4 5 5 7 3 7 1 2 3 4 5 5 7 1 2 5 7 1 2 5 7 1 2 5 7 1 1 1 1 1 1 1 1 1 1 1 1 1 | 23 Lockee 24 25 26 27 28 llancou 29 2A 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right MDC Boost Right ADC Boost Output Control Left Mixer Right Mixer Left Wixer LHP Volume | MICE LPGAU RPGAU LPGABST RPGABST RESE LHPVU | Reserved Reserved BASV LPGAZC RPGAZC Reserved Reserved erved LAUXMXGAIN LAUXMXGAIN LHPZC | ALCI rved rved Reserved RLINRPGA LPGAMT RPGAMT LDACRMX N LDACRMX N | Reserv RMIXMUT RMICNRPGA PGABSTGAIN RDACLMX LAUXLMX | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA AUX1BST I | PLLE PLLE Reserved LPG RPG Reserved SPKSTAGE AUX2BST AUX2BST BYPMXGAIN BYPMXGAIN LHF | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST I PGAIN | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA RAUXBSTGA TSEN LBYPLMX | RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX | 000 000 000 000 000 000 000 000 000 00 |
| 5 ase 6 7 8 9 0 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 0 1 2 3 4 5 6 7 8 9 0 0 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1 | 23 Lockee 24 25 26 27 28 20 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Right ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume | MICE LPGAU RPGAU LPGABST RPGABST RPGABST Rese LHPVU RHPVU | Reserved Reserved BIASV LPGAZC RPGAZC Reserved Reserved LAUXMXGAIN LAUXMXGAIN LHPZC RHPZC | ALCI rrved Reserved RLINRPGA LPGAMT RPGAMT LDACRMX J LDACRMX J LHPMUTE RHPMUTE | Reserv RMIXMUT RMICNRPGA PGABSTGAIN RDACLMX LAUXLMX | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA AUX1BST I | PLLE Reserved LPG RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN BYPMXGAIN LHI RHI | P (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST F PGAIN PGAIN | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA RAUXBSTGA TSEN LBYPLMX | RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX | 01100000000000000000000000000000000000 |
| 5 ase 5 7 8 9 0 5 5 5 6 7 8 9 0 1 2 3 4 5 5 6 7 8 9 0 1 2 3 4 5 5 6 7 8 9 0 1 2 3 4 5 5 7 8 9 0 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 1 1 1 1 1 1 1 1 1 1 1 | 23 Lockee 24 25 26 27 28 29 29 20 29 20 20 2E 2F 30 31 32 33 34 35 36 | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Resserved Right Speaker Submix Input Control Left Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume LSPKOUT Volume | MICE LPGAU RPGAU LPGABST RPGABST RPGABST RESE LHPVU LSPKVU | Reserved Reserved BIASV LPGAZC RPGAZC Reserved Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC RHPZC LSPKZC | ALCI rrved Reserved RLINRPGA LPGAMT RPGAMT RPGAMT LDACRMX LLACRMX LLPMUTE RHPMUTE LSPKMUTE | Reserv RMIXMUT RMICNRPGA PGABSTGAIN RDACLMX LAUXLMX | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA AUX1BST I | PLLI PLLI Reserved LPG, RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN BYPMXGAIN LHI RHI LSPI | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST F COGAIN CGAIN CGAIN | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA RAUXBSTGA TSEN LBYPLMX | RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX | 00000000000000000000000000000000000000 |
| 5 ase 5 7 8 9 0 5 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 5 7 8 9 0 1 2 3 4 5 5 7 8 9 0 1 2 3 4 5 5 7 8 9 0 1 1 1 1 1 1 1 1 1 1 1 1 1 | 23 Locker 24 25 26 27 28 29 24 29 24 29 24 20 29 24 20 20 20 2E 2F 30 31 32 33 34 35 36 37 | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume RSPKOUT Volume | MICE LPGAU RPGAU LPGABST RPGABST RPGABST LHPVU LSPKVU RSPKVU RSPKVU | Reserved Reserved BIASV LPGAZC RPGAZC RPGAZC Reserved rved LAUXMXGAIN LHPZC LSPKZC RSPKZC | ALCI rved Reserved RLINRPGA LPGAMT RPGAMT LGACRMX LLPAUTE RHPMUTE LSPKMUTE RSPKMUTE | Reserv RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX LAUXLMX RAUXRMX | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA AUX1BST I R | PLLE Reserved LPG. RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN LHI RHI LLSPI RSPI RSPI | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST F PGAIN PGAIN KGAIN KGAIN | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX | RAUXSMUT LMICPLPGA IN AOUTIMP LDACLMX RDACRMX | 00000000000000000000000000000000000000 |
| 5 ase 5 7 8 9 0 5 5 6 7 8 9 0 1 2 3 4 5 5 6 7 8 9 0 1 2 3 4 5 5 5 7 8 9 0 1 2 3 4 5 5 5 7 8 9 0 0 1 2 3 4 5 5 5 6 7 8 9 0 0 1 1 5 5 5 5 6 7 8 9 0 0 1 1 5 5 5 5 5 6 7 8 9 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 | 23 Locket 24 25 26 27 28 29 24 29 24 29 24 29 24 29 24 29 24 29 24 29 24 29 24 29 20 29 24 29 20 29 20 29 20 29 20 20 20 20 20 20 20 20 20 20 | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Right ADC Boost Right ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume LSPKOUT Volume AUX2 Mixer | MICE LPGAU RPGAU RPGABST RPGABST RPGABST Rese LHPVU LHPVU LSPKVU RSPKVU RSPKVU RSPKVU | Reserved Reserved BIASV LPGAZC RPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC RHPZC LSPKZC RSPKZC erved | ALCI rved Reserved RLINRPGA LPGAMT RPGAMT I LDACRMX LLDACRMX LLDACRMX LLDACRMX LLDACRMX RHPMUTE LSPKMUTE LSPKMUTE AUXOUT2MT | Reserv RMIXMUT RMICNRPGA PGABSTGAIN RDACLMX LAUXLMX RAUXRMX RAUXRMX RAUXRMX | PLLMCLK PLLK[17:9] PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST I F rved | PLLE PLLE Reserved LPG, RPG Reserved SPKSTAGE AUX2BST LHI RHI LSPI RSPI AUX1MIX>2 | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST I SPKBST I SGAIN KGAIN KGAIN LADCAUX2 | ALCNTH PLLN DEPTH LMICNLPGA LMICNLPGA TSEN LBYPLMX RBYPRMX LMIXAUX2 | RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX | 00000000000000000000000000000000000000 |
| 5 ase 5 7 8 9 0 5 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 7 8 9 0 1 1 1 1 1 1 1 1 1 1 1 1 1 | 23 Locker 24 25 26 27 28 29 2A 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RIP Volume RIP Volume RIP Volume RSPKOUT Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer | MICE LPGAU RPGAU LPGABST RPGABST RPGABST RESE LHPVU RHPVU LSPKVU RSPKVU RSPKVU RESE RESE RESE | Reserved Reserved BIASV LPGAZC RPGAZC RPGAZC Reserved Reserved Reserved LAUXMXGAIN LHPZC RHPZC LAUXMXGAIN LHPZC RHPZC LSPKZC SPKZC Crved | ALCI rved Reserved RLINRPGA LPGAMT RPGAMT LDACRMX LLACRMX LLACRMX LHPMUTE LSPKMUTE LSPKMUTE AUXOUT2MT AUXOUT1MT | Reservent RMIXMUT RMICNRPGA PGABSTGAIN RDACLMX RAUXRMX RAUXRMX RAUXRMX RAUXRMX | PLLMCLK PLLK[17:9] PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST L R rved LMIXAUX1 | PLLE PLLE Reserved LPG. RPG: Reserved SPKSTAGE AUX2BST AUX2BST AUX2BST AUX2BST LHF RHF LSPI RSPI AUX1MIX>2 LDACAUX1 | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST GAIN GAIN GAIN KGAIN LADCAUX2 RADCAUX1 | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA TSEN LBYPLMX RBYPRMX BYPRMX LMIXAUX2 RMIXAUX1 | RAUXSMUT LMICPLPGA IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX1 | 00000000000000000000000000000000000000 |
| 5 ase 6 7 8 9 0 5 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 1 2 3 1 1 2 3 3 1 2 3 3 1 1 2 3 3 1 1 5 5 6 7 8 9 0 1 1 5 5 6 7 8 9 0 1 1 1 5 5 6 7 8 9 0 1 1 1 1 1 1 1 1 1 1 1 1 1 | 23 Locker 24 25 26 27 28 29 24 29 24 29 24 29 24 29 20 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Output Control Left Mixer Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RIP Volume RSPKOUT Volume RSPKOUT Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 | MICE LPGAU RPGAU LPGABST RPGABST RPGABST RESE LHPVU LSPKVU RHPVU LSPKVU RSPKVU RSPKVU RESE Rese LPDAC | Reserved Reserved BIASV LPGAZC RPGAZC RPGAZC Reserved Reserved Reserved Reserved Reserved RESERVED RES | ALCI rved Reserved RLINRPGA LPGAMT RPGAMT I LDACRMX LLDACRMX LLDACRMX LLDACRMX LLDACRMX RHPMUTE LSPKMUTE LSPKMUTE AUXOUT2MT | Reserv RMIXMUT RMICNRPGA PGABSTGAIN RDACLMX LAUXLMX RAUXRMX RAUXRMX RAUXRMX | PLLMCLK PLLK[17:9] PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST I F rved | PLLE PLLE Reserved LPG, RPG Reserved SPKSTAGE AUX2BST LHI RHI LSPI RSPI AUX1MIX>2 | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST GAIN GAIN GAIN KGAIN LADCAUX2 RADCAUX1 | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA TSEN LBYPLMX RBYPRMX RBYPRMX LMIXAUX2 RMIXAUX1 | RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX | 00000000000000000000000000000000000000 |
| 5 ase 6 7 8 9 9 0 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 9 0 1 2 3 4 5 6 7 7 8 9 9 0 1 1 2 3 4 7 7 8 9 9 9 9 9 9 9 9 9 9 9 9 9 | 23 24 25 26 27 28 10 29 20 20 20 20 20 22 20 22 23 30 31 32 33 4 35 36 37 38 39 3A Time S | Noise Gate d Loop PLL N PLL K PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Left Input PGA Gain Left ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume LSPKOUT Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Kot and ADCOUT Imp | MICE LPGAU RPGAU LPGABST RPGABST RPGABST RESE LHPVU LSPKVU RHPVU LSPKVU RSPKVU RSPKVU RESE Rese LPDAC | Reserved Reserved BIASV LPGAZC RPGAZC RPGAZC Reserved Reserved Reserved Reserved Reserved RESERVED RES | ALCI rved Reserved RLINRPGA LPGAMT RPGAMT LDACRMX LLACRMX LLACRMX LHPMUTE LSPKMUTE LSPKMUTE AUXOUT2MT AUXOUT1MT | Reservent RMIXMUT RMICNRPGA PGABSTGAIN RDACLMX RAUXRMX RAUXRMX RAUXRMX RAUXRMX | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA AUX1BST L R R R R R R R R R R R R R | PLLE PLLE Reserved LPG. RPG: Reserved SPKSTAGE AUX2BST AUX2BST AUX2BST AUX2BST LHF RHF LSPI RSPI AUX1MIX>2 LDACAUX1 | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST GAIN GAIN GAIN KGAIN LADCAUX2 RADCAUX1 | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA TSEN LBYPLMX RBYPRMX RBYPRMX LMIXAUX2 RMIXAUX1 | RAUXSMUT LMICPLPGA IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX1 | 001 000 000 000 000 000 000 000 000 000 |
| 5 ase 6 7 8 9 9 0 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 9 0 1 2 3 4 5 6 7 7 8 9 9 0 1 1 2 3 4 7 7 8 9 9 9 9 9 9 9 9 9 9 9 9 9 | 23 24 25 26 27 28 10 29 2A 20 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A Time S 3B | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume LSPKOUT Volume RSPKOUT Volume RSPKOUT Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Jot and ADCOUT Im Left Time Slot | MICE LPGAU RPGAU LPGABST RPGABST RPGABST LHPVU LSPKVU RSPKVU RSPKVU RSPKVU RSPKVU RSPKVU RSPKVU CSPKVU RSPK | Reserved Reserved BIASV LPGAZC RPGAZC RPGAZC Reserved Reserved Reserved Reserved Reserved RESERVED RES | ALCI rved Reserved RLINRPGA LPGAMT RPGAMT LDACRMX LLACRMX LLACRMX LHPMUTE LSPKMUTE LSPKMUTE AUXOUT2MT AUXOUT1MT | Reservent RMIXMUT RMICNRPGA PGABSTGAIN RDACLMX RAUXRMX RAUXRMX RAUXRMX RAUXRMX | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA AUX1BST I AUX1BST I I R I I I I I I I I I I I I I | PLLE Reserved LPG. RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN LHF RHF RHF RHF RHF RHF LSPF AUX1MIX>2 LDACAUX1 REGV | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST GAIN GAIN GAIN KGAIN LADCAUX2 RADCAUX1 | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX RBYPRMX LMIXAUX2 RMIXAUX1 IB | RAUXSMUT LMICPLPGA IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX1 | 001 000 000 000 000 000 000 000 000 000 |
| 5 ase 5 7 8 9 0 5 5 6 7 8 9 0 1 2 3 4 5 5 6 7 8 9 0 1 2 3 4 5 5 6 7 8 9 0 1 2 3 4 5 5 6 7 8 9 0 1 2 3 4 5 5 6 7 8 9 0 1 1 2 3 4 7 8 9 0 1 1 1 1 1 1 1 1 1 1 1 1 1 | 23 24 25 26 27 28 10 29 2A 20 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A Time S 3B | Noise Gate d Loop PLL N PLL K PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Left Input PGA Gain Left ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume LSPKOUT Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Kot and ADCOUT Imp | MICE LPGAU RPGAU LPGABST RPGABST RPGABST RESE LHPVU LSPKVU RHPVU LSPKVU RSPKVU RSPKVU RESE Rese LPDAC | Reserved Reserved BIASV LPGAZC RPGAZC RPGAZC Reserved Reserved Reserved Reserved Reserved RESERVED RES | ALCI rved Reserved RLINRPGA LPGAMT RPGAMT LDACRMX LLACRMX LLACRMX LHPMUTE LSPKMUTE LSPKMUTE AUXOUT2MT AUXOUT1MT | Reservent RMIXMUT RMICNRPGA PGABSTGAIN RDACLMX RAUXRMX RAUXRMX RAUXRMX RAUXRMX | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA AUX1BST L R R R R R R R R R R R R R | PLLE PLLE Reserved LPG. RPG: Reserved SPKSTAGE AUX2BST AUX2BST AUX2BST AUX2BST LHF RHF LSPI RSPI AUX1MIX>2 LDACAUX1 | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST GAIN GAIN GAIN KGAIN LADCAUX2 RADCAUX1 | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA TSEN LBYPLMX RBYPRMX RBYPRMX LMIXAUX2 RMIXAUX1 | RAUXSMUT LMICPLPGA IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX1 | 000 000 000 000 000 000 000 000 000 00 |
| 5 ase 6 7 8 9 0 5 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 1 2 3 1 1 2 3 1 1 2 3 3 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 3 3 1 1 2 3 3 1 1 2 3 3 1 1 2 3 3 1 1 2 3 3 1 1 2 3 3 1 1 1 2 3 3 1 1 1 2 3 3 1 1 2 3 3 1 1 2 3 3 1 1 2 3 3 1 1 2 3 3 1 1 2 3 3 1 1 2 3 3 1 1 2 3 3 1 1 2 3 3 1 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 3 1 2 3 3 3 3 3 3 3 3 3 3 3 3 3 | 23 24 25 26 27 28 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A Time S 3B 3C | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume LSPKOUT Volume RSPKOUT Volume RSPKOUT Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Jot and ADCOUT Im Left Time Slot | MICE LPGAU RPGAU LPGABST RPGABST RPGABST LHPVU LSPKVU RSPKVU RSPKVU RSPKVU RSPKVU RSPKVU RSPKVU CSPKVU RSPK | Reserved BIASV LPGAZC RPGAZC RPGAZC Reserved rved LAUXMXGAIN LHPZC LSPKZC RSPKZC RSPKZC rved LSPKZC Control Control Control | ALCI rrved Reserved RLINRPGA LPGAMT RPGAMT LPGAMT LDACRMX LLPMUTE RHPMUTE LSPKMUTE RHPMUTE LSPKMUTE AUXOUT2MT AUXOUT1MT LPADC | Reserver RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX LAUXLMX RAUXRMX RAUXRMX RAUXRMX RAUXRMX RAUXRMX | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA AUX1BST I AUX1BST I I R I I I I I I I I I I I I I | PLLE Reserved LPG. RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN LHF RHF RHF RHF RHF RHF LSPF AUX1MIX>2 LDACAUX1 REGV | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN AGAIN SPKBST I SPKBST I SPKBST I COL CAIN COL CAIN COL CAIN COL CAIN COL COL COL COL COL COL COL COL | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX RBYPRMX LMIXAUX2 RMIXAUX1 IB | RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX2 RDACAUX1 ADJ | 00000000000000000000000000000000000000 |
| 5 ase 6 7 8 9 0 sce 1 2 3 4 5 5 6 7 8 9 0 1 2 3 4 5 5 6 7 8 9 0 1 2 3 4 5 5 6 7 8 9 0 0 1 1 2 3 4 5 5 6 7 8 9 0 0 1 1 2 3 4 5 5 7 8 9 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 | 23 Locker 24 25 26 27 28 llaneou 29 2A 20 2E 2F 30 31 32 33 34 35 36 37 38 39 3A Time S 3B 3C 3D | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Right ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume RHP Volume RSPKOUT Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Jot and ADCOUT Imp Left Time Slot Misc | MICE LPGAU RPGAU LPGABST RPGABST RPGABST LHPVU LSPKVU RSPKVU RSPKVU RSPKVU RSPKVU RSPKVU RSPKVU CSPKVU RSPK | Reserved BIASV LPGAZC RPGAZC RPGAZC Reserved rved LAUXMXGAIN LHPZC LSPKZC RSPKZC RSPKZC rved LSPKZC Control Control Control | ALCI rrved Reserved RLINRPGA LPGAMT RPGAMT LPGAMT LDACRMX LLPMUTE RHPMUTE LSPKMUTE RHPMUTE LSPKMUTE AUXOUT2MT AUXOUT1MT LPADC | Reserver RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX LAUXLMX RAUXRMX RAUXRMX RAUXRMX RAUXRMX RAUXRMX | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA AUX1BST I AUX1BST I LTSLOT[8:0] PUDPE | PLLE Reserved LPG. RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN LHF RHF RHF RHF RHF RHF LSPF AUX1MIX>2 LDACAUX1 REGV | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN AGAIN SPKBST I SPKBST I SPKBST I COL CAIN COL CAIN COL CAIN COL CAIN COL COL COL COL COL COL COL COL | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX RBYPRMX LMIXAUX2 RMIXAUX1 IB | RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX2 RDACAUX1 ADJ | 00000000000000000000000000000000000000 |
| 5 ase 6 7 8 9 0 sce 1 2 3 4 5 5 6 7 8 9 0 1 2 3 4 5 5 6 7 8 9 0 1 2 3 4 5 5 6 7 8 9 0 0 1 1 2 3 4 5 5 6 7 8 9 0 0 1 1 2 3 4 5 5 7 8 9 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 | 23 Locker 24 25 26 27 28 29 2A 29 2A 20 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A Time S 3B 3C 3D 1 Revise 2 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 2 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Right ADC Boost Right ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume LSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Iot and ADCOUT Ing Left Time Slot Misc Right Time Slot | MICE LPGAU RPGAU LPGABST RPGABST RPGABST LHPVU LSPKVU RSPKVU RSPKVU RSPKVU RSPKVU RSPKVU RSPKVU CSPKVU RSPK | Reserved BIASV LPGAZC RPGAZC RPGAZC Reserved rved LAUXMXGAIN LHPZC LSPKZC RSPKZC RSPKZC rved LSPKZC Control Control Control | ALCI rrved Reserved RLINRPGA LPGAMT RPGAMT LPGAMT LDACRMX LLPMUTE RHPMUTE LSPKMUTE RHPMUTE LSPKMUTE AUXOUT2MT AUXOUT1MT LPADC | Reserver RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX LAUXLMX RAUXRMX RAUXRMX RAUXRMX RAUXRMX RAUXRMX | PLLMCLK PLLK[17:9] PLLK[8:0] red RSUBBYP RMICPRPGA AUX1BST I AUX1BST I LTSLOT[8:0] PUDPE | PLLE PLLE Reserved LPG RPG RPG Reserved SPKSTAGE AUX2BST AUX2BST AUX2BST AUX2BST LPP RSP RSP AUX1MIX>2 LDACAUX1 REGV PUDPS | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN AGAIN SPKBST I SPKBST I SPKBST I COL CAIN COL CAIN COL CAIN COL CAIN COL COL COL COL COL COL COL COL | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX RBYPRMX LMIXAUX2 RMIXAUX1 IB | RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX2 RDACAUX1 ADJ | 00000000000000000000000000000000000000 |
| 5 5 7 7 3 9 9 1 1 2 2 3 3 4 4 5 5 5 7 7 3 9 9 1 1 2 2 3 3 4 4 9 9 1 1 2 2 3 3 4 4 9 9 9 9 9 9 9 9 9 9 9 9 9 | 23 24 25 26 27 28 Baneou 29 20 22 20 22 20 22 20 22 23 30 31 32 33 34 35 36 37 38 39 30 Time S 3B 3C 3D Time S 3B 3C 3D Time S 3D Time S 3D Time S 3D Time S 3D | Noise Gate d Loop PLL N PLL K 1 PLL K 2 PLL K 3 Mic Bias Mode s 3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Right ADC Boost Output Control Left ADC Boost Output Control Left Mixer Right Mixer LHP Volume RIPP Volume RIPP Volume RIPP Volume RSPKOUT Volume RSPKOUT Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Jot and ADCOUT Imp Left Time Slot Mise Right Time Slot Jon and Device ID | MICE LPGAU RPGAU LPGABST RPGABST RPGABST RESE LHPVU RHPVU RHPVU LSPKVU RHPVU RHPVU LSPKVU RESE RESE LPDAC edance Option PCMTSEN | Reserved BIASV LPGAZC RPGAZC RPGAZC Reserved rved LAUXMXGAIN LHPZC LSPKZC RSPKZC RSPKZC rved LSPKZC Control Control Control | ALCI rrved Reserved RLINRPGA LPGAMT RPGAMT LPGAMT LDACRMX LLPMUTE RHPMUTE LSPKMUTE RHPMUTE LSPKMUTE AUXOUT2MT AUXOUT1MT LPADC | Reserver RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX LAUXLMX RAUXRMX RAUXRMX RAUXRMX RAUXRMX RAUXRMX | PLLMCLK PLLK[17:9] PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST I AUX1BST I R rved LMIXAUX1 MICBIASM LTSLOT[8:0] PUDPE RTSLOT[8:0] | PLLE PLLE Reserved LPG RPG RPG Reserved SPKSTAGE AUX2BST AUX2BST AUX2BST AUX2BST LPP RSP RSP AUX1MIX>2 LDACAUX1 REGV PUDPS | F (23:18] 3DI RAUXRSUBG LLINLPGA AGAIN AGAIN AGAIN SPKBST I SPKBST I SPKBST I COL CAIN COL CAIN COL CAIN COL CAIN COL COL COL COL COL COL COL COL | ALCNTH PLLN DEPTH LMICNLPGA LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX RBYPRMX LMIXAUX2 RMIXAUX1 IB | RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX2 RDACAUX1 ADJ | 033 010 0000 0000 0000 0000 0000 0000 0 |

5 Package Dimensions

32-lead Plastic QFN; 5X5mm², 1.0mm thickness, 0.5mm lead pitch





6 Ordering Information

Nuvoton Part Number Description



Version History

| VERSION | DATE | PAGE | DESCRIPTION |
|---------|----------------|------|----------------------|
| A0.0 | February, 2008 | NA | Preliminary Revision |
| A0.6 | May 2008 | NA | Preliminary Revision |
| A0.86 | September 2008 | NA | Preliminary Revision |

Table 4: Version History

Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.