

AFOOR CERTIFICATION

AFOOR CERTIFICATION

AFOOR CERTIFICATION

AFOOR CERTIFICATION







SPECIFICATIONS

 CUSTOMER
 :

 MODEL NO.
 :
 GFOG128064F-BG

 VERSION
 :
 B

 DATE
 :
 2023.03.02

CERTIFICATION: ROHS

Customer Sign	Approved By	Prepared By	Prepared By
	GIFAR	GIFAR	GIFAR
	2023.03.02	2023.03.02	2023.03.02
	Sidney	Roger	Hazel

晶 發 科 技 股 份 有 限 公 司 GI FAR TECHNOLOGY CO.,LTD.

新北市樹林區東豐街 81 號

No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.

TEL: +886-2-8684-1188 FAX: +886-2-8684-8532

PAGE 1/27 P-18-09B









Revision Record

Data(y/m/d)	Ver.	Description	page
2018.12.10	A	Specification released	
2023.03.02	В	更新公司抬頭認證圖示	
			2

PAGE 2/27 P-18-09B









Contents

1. Basic Specifications	4~7
1.1 Display Specifications	4
1.2 Mechanical Specifications	4
1.3 Active Area / Memory Mapping & Pixel Construction	4
1.4 Pin Definition	
1.5 Block Diagram1.	7
2. Absolute Maximum Ratings	8
3. Optics & Electrical Characteristics	9~14
3.1 Optics Characteristics	
3.2DC Characteristics	g
3.3AC Characteristics	10-14
4. Functional Specification	15~18
4.1 Commands	15
4.2 Power down and Power up Sequence	15
4.3 Reset Circuit	16
4.4 Actual Application Example	17-18
5 Reliability	10
5.1 Contents of Reliability Tests	19
5.2 Failure Check Standard	19
6. Outgoing Quality Control Specifications	20~23
6.1 Environment Required	20
6.2 Sampling Plan	20
6.3 Criteria & Acceptable Quality Level	20-23
7. Package Specifications	24
8. Precautions When Using These OEL Display Modules	
8.1 Handling Precautions	
8.2 Storage Precautions	25
8.3 Designing Precautions	26
8.4 Precautions when disposing of the OEL display modules	26
8.5 Other Precautions	26
9. Mechanical Drawing	27



No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.







1. Basic Specifications

1.1 Display Specifications

1) Display Mode: Passive Matrix

2) Display Color: Monochrome (Light Blue)

3) Drive Duty: 1/64Duty

1.2 Mechanical Specifications

1) Outline Drawing: According to the annexed outline drawing

2) Number of Pixels: 128 × 64

3) Panel Size: 42.04 × 27.22 × 1.45 (mm)


4) Active Area: 35.052 × 17.516 (mm)


5) Pixel Pitch: $0.274 \times 0.274 \text{ (mm)}$

6) Pixel Size: 0.254×0.254 (mm)

7) Weight: 3.28 (g)

1.3 Active Area / Memory Mapping & Pixel Construction







PAGE 4/27 P-18-09B









1.4 Pin Definition

Pin Number	Symbol	I/O		Funct	ion		
Power Suppl	y						
5	VDD	Р	Power Supply for Logic Circ This is a voltage supply pin.		onnected to	avternal cource	
		_	Ground of Logic Circuit				
3	VSS	P	This is a ground pin. It also connected to external ground		eference for	the logic pins. It must be	
22	VCC	Р	Power Supply for OEL Pane	l	-:£ 4b -	ahia 14 assat ha assaalis d	
23	VCC		This is the most positive vol externally.	tage supply	pin oi trie	chip. It must be supplied	
2	VLSS	Р	Ground of Analog Circuit This is an analog ground pin.	It should b	e connected	d to V _{ss} externally.	
Driver							
21	IREF	I	Current Reference for Brigh			istor should be connected	
21	IKLI	between this pin and V _{ss} . Set the current at 10μA maximum.					
22	VCOMH	0	Voltage Output High Level 1 This pin is the input pin for			n level for COM signals. A	
		_	capacitor should be connected				
Interface							
			Communicating Protocol Se These pins are MCU interface		out. See th	e following table:	
6	BS1			BS1	BS2]	
7	BS2	I	I ² C 4-wire SPI	1 0	0		
			8-bit 68XX Parallel	0	1		
			8-bit 80XX Parallel	1	1		
9	RES#	I	Power Reset for Controller This pin is reset signal input			initialization of the chip is	
	INLO#	•	executed. Keep this pin pull				
8	CS#	ī	Chip Select This pin is the chip select inpu	t. The chir	is enabled f	for MCU communication only	
			when CS# is pulled low.				
			Data/Command Control This pin is Data/Command co	ntrol pin. N	When the nir	n is nulled high, the input at	
			D7~D0 will be interpreted as	display data	. When the	e pin is pulled low, the input	
			at D7~D0 will be transferred to When the pin is pulled high ar	to the comm	and register	; is colosted, the data at CDIN	
10	D/C#	I	will be interpreted as data.				
			transferred to the command r address selection.	egister. In	I²C mode, t	his pin acts as SA0 for slave	
			For detail relationship to M	CU interfac	e signals, p	lease refer to the Timing	
			Characteristics Diagrams.	ı			
			Read/Write Enable or Read This pin is MCU interface		When inte	rfacing to a 68XX-series	
			microprocessor, this pin will be	e used as the	e Enable (E)	signal. Read/write operation	
12	E/RD#	I	is initiated when this pin is pu When connecting to an 80XX				
			signal. Data read operation				
			pulled low. When serial or I ² C mode is selected, this pin must be connected to V _{ss} .				
			Read/Write Select or Write				
			This pin is MCU interface microprocessor, this pin will b			rfacing to a 68XX-series	
11	R/W#	I	this pin to "High" for read mo	de and pull i	it to "Low" fo	or write mode.	
11	K/W#	1	When 80XX interface mode i				
			Data write operation is initiate low.			•	
			When serial or I ² C mode is se	lected, this p	oin must be	connected to V _{ss} .	

PAGE 5/27 P-18-09B









1.4 Pin Definition (Continued)

Pin Number	Symbol	I/O	Function
Interface (Co	ontinued)		
13~20 D0~D7 I/O microprocessor's data bus. When serial mode is selected, D1 will be data input SDIN and D0 will be the serial clock input SCLK. When I selected, D2, D1 should be tired together and serve as SDA _{OUT} , SDA _{IN} in and D0 is the serial clock input, SCL.		These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I ² C mode is selected, D2, D1 should be tired together and serve as SDA _{OUT} , SDA _{IN} in application	
Reserve			
4	N.C.	-	Reserved Pin The N.C. pin between function pins are reserved for compatible and flexible design.
1, 24	N.C. (GND)	-	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground as the ESD protection circuit.



PAGE 6/27 P-18-09B










1.5 Block Diagram



MCU Interface Selection: BS1 and BS2

Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7

C1, C3: 0.1µF

C2 : 4.7μFC4 : 10μF

C5 : 4.7µF / 25V Tantalum Capacitor

R1 : $910k\Omega$, R1 = (Voltage at IREF - BGGND) / IREF

PAGE 7/27 P-18-09B



EN/AS/JISQ 9100
Aerospace
AFNOR CERTIFICATION
AFNOR





2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	VDD	-0.3	4	V	1, 2
Supply Voltage for Display	VCC	0	15	V	1, 2
Operating Temperature	TOP	-40	70	°C	3
Storage Temperature	TSTG	-40	85	°C	3
Life Time (120 cd/m2)		8,000	-	hour	4
Life Time (80 cd/m2)		15,000	-	hour	4
Life Time (60 cd/m2)	7	25,000	-	hour	4

Note 1: All the above voltages are on the basis of "Vss = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

Note 4: Vcc = 12.5V, Ta = 25°C, 50% Checkerboard.

Software configuration follows Section 4.4 Initialization.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

PAGE 8/27 P-18-09B



發科技股份有限公









Optics & Electrical Characteristics

3.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness	L _{br}	Note 5	100	120	-	cd/m ²
C.I.E. (Blue)	(x)	C.I.E. 1931	0.12	0.16	0.20	
C.I.E. (Blue)	(y)	C.I.E. 1931	0.22	0.26	0.30	
Dark Room Contrast	CR		-	>10,000:1	-	
View Angle				Free	-	degree

^{*} Optical measurement taken at $V_{DD} = 2.8V$, $V_{CC} = 12.5V$. Software configuration follows Section 4.4 Initialization.

3.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Logic	V_{DD}		1.65	2.8	3.3	V
Supply Voltage for Display	V_{CC}	Note 5	12.0	12.5	13.0	V
High Level Input	V_{IH}	$I_{OUT} = 100 \mu A, 3.3 MHz$	0.8×V _{DD}	-	V_{DD}	V
Low Level Input	V_{IL}	I _{OUT} = 100μA, 3.3MHz	0	-	0.2×V _{DD}	V
High Level Output	V_{OH}	I _{OUT} = 100μA, 3.3MHz	$0.9 \times V_{DD}$	-	V_{DD}	V
Low Level Output	V_{OL}	$I_{OUT} = 100 \mu A, 3.3 MHz$	0	-	0.1×V _{DD}	V
Operating Current for V_{DD}	\mathbf{I}_{DD}		-	180	300	μΑ
		Note 6	-	11.8	14.8	mA
Operating Current for V_{CC}	I_{CC}	Note 7	-	19.1	23.9	mA
		Note 8	-	35.6	44.5	mA
Sleep Mode Current for V _{DD}	I _{DD, SLEEP}		-	1	5	μΑ
Sleep Mode Current for V _{CC}	I _{CC, SLEEP}		-	2	10	μΑ

Note 5: Brightness (Lbr) and Supply Voltage for Display (Vcc) are subject to the change of the panel characteristics and the customer's request.

Note 6: VDD = 2.8V, VCC = 12.5V, 30% Display Area Turn on.

Note 7: VDD = 2.8V, VCC = 12.5V, 50% Display Area Turn on.

Note 8: VDD = 2.8V, VCC = 12.5V, 100% Display Area Turn on.

* Software configuration follows Section 4.4 Initialization.

PAGE 9/27 P-18-09B










No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.

3.3 AC Characteristics

3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	ns
t _{AS}	Address Setup Time	20	-	ns
t _{AH}	Address Hold Time	0	-	ns
t _{DW}	Data Write Time	80	-	ns
t _{DSW}	Write Data Setup Time	40	_	ns
t _{DHW}	Write Data Hold Time	20	-	ns
t _{DHR}	Read Data Hold Time	20	_	ns
t _{OH}	Output Disable Time	-	70	ns
t _{ACC}	Access Time	-	140	ns
D)A/	Chip Select Low Pulse Width (Read)	120		
PW _{CSL}	Chip Select Low Pulse width (Write)	60	_	ns
DVA	Chip Select High Pulse Width (Read)	60		
PW _{CSH}	Chip Select High Pulse Width (Write)	60	-	ns
t _R	Rise Time	-	40	ns
t _F	Fall Time	-	40	ns

* $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$



PAGE 10/27 P-18-09B










3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	ns
t _{AS}	Address Setup Time	20	-	ns
t _{AH}	Address Hold Time	0	-	ns
t _{DW}	Data Write Time	70	-	ns
t _{DSW}	Write Data Setup Time	40	-	ns
t _{DHW}	Write Data Hold Time	15	-	ns
t _{DHR}	Read Data Hold Time	20	-	ns
t _{OH}	Output Disable Time	-	70	ns
t _{ACC}	Access Time	-	140	ns
t _{PWLR}	Read Low Time	120	-	ns
t _{PWLW}	Write Low Time	60	-	ns
t _{PWHR}	Read High Time	60	-	ns
t _{PWHW}	Write High Time	60	-	ns
t _{cs}	Chip Select Setup Time	0	-	ns
t _{CSH}	Chip Select Hold Time to Read Signal	0	-	ns
t _{CSF}	Chip Select Hold Time	20	-	ns
t _R	Rise Time	-	40	ns
t _F	Fall Time	-	40	ns

 $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$



PAGE 11/27 P-18-09B











3.3.3 Serial Interface Timing Characteristics: (4-wire SPI)

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	ns
t _{AS}	Address Setup Time	15	-	ns
t _{AH}	Address Hold Time	15	-	ns
t _{css}	Chip Select Setup Time	20	-	ns
t _{csH}	Chip Select Hold Time	50	-	ns
t _{DW}	Data Write Time	55	-	ns
t _{DSW}	Write Data Setup Time	15	-	ns
t _{DHW}	Write Data Hold Time	15	-	ns
t _{clkl}	Clock Low Time	50	-	ns
t _{clkH}	Clock High Time	50	-	ns
t _R	Rise Time	_	40	ns
t _F	Fall Time	-	40	ns

 $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$





PAGE 12/27 P-18-09B











3.3.4 Serial Interface Timing Characteristics: (3-wire SPI)

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	ns
t _{AS}	Address Setup Time	15	-	ns
t _{AH}	Address Hold Time	15	-	ns
t _{CSS}	Chip Select Setup Time	20	-	ns
t _{CSH}	Chip Select Hold Time	50	-	ns
t _{DW}	Data Write Time	55	-	ns
t _{DSW}	Write Data Setup Time	15	-	ns
t _{DHW}	Write Data Hold Time	15	-	ns
t _{CLKL}	Clock Low Time	50	-	ns
t _{CLKH}	Clock High Time	50	-	ns
t _R	Rise Time	-	40	ns
t _F	Fall Time	-	40	ns

* $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.5V, T_a = 25^{\circ}C)$





PAGE 13/27 P-18-09B



AFNOR CERTIFICATION

AFNOR CERTIFICATION

AFNOR CERTIFICATION

AFNOR CERTIFICATION






3.3.5 I²C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	2.5	-	μs
t _{hstart}	Start Condition Hold Time	0.6	-	μs
_	Data Hold Time (for "SDA _{out} " Pin)	ta Hold Time (for "SDA _{out} " Pin) 0		
t _{HD}	Data Hold Time (for "SDA _{IN} " Pin)	300	_	ns
t _{sD}	Data Setup Time	100	_	ns
t _{sstart}	Start Condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	μs
t _{sstop}	Stop Condition Setup Time	0.6	-	μs
t _R	Rise Time for Data and Clock Pin		300	ns
t _F	Fall Time for Data and Clock Pin		300	ns
t _{IDLE}	Idle Time before a New Transmission can Start	1.3	_	μs

* $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$



PAGE 14/27 P-18-09B



科技股份有限公 No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.









4. Functional Specification

4.1. Commands

Refer to the Technical Manual for the SSD1309

4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

4.2.1 Power up Sequence:



2. Send Display off command


3. Initialization


4. Clear Screen

5. Power up Vcc

6. Delay 100ms (When Vcc is stable)

7. Send Display on command







2. Power down Vcc

3. Delay 100ms (When Vcc is reach 0 and panel is completely discharges)

4. Power down VDD





Note 9:

- 1) Since an ESD protection circuit is connected between VDD and Vcc inside the driver IC, Vcc becomes lower than VDD whenever VDD is ON and Vcc is OFF.
- 2) Vcc should be kept float (disable) when it is OFF.
- 3) Power Pins (VDD, VCC) can never be pulled to ground under any circumstance.
- 4) VDD should not be power down before VCC power down.



P-18-09B PAGE 15/27



科技股份有限 GI FAR TECHNOLOGY CO., LTD.

No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.









4.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128×64 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)

P-18-09B PAGE 16/27



No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.

AFOOR CERTIFICATION A






4.4 Actual Application Example


Command usage and explanation of an actual example

<Power up Sequence>



If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

<Power down Sequence>



PAGE 17/27 P-18-09B




afaq afaq EN/AS/JISQ 9100 Aerospace Automotive FNOR CERTIFICATION AFNOR CERTIFICATION




No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.

<Entering Sleep Mode>



<Exiting Sleep Mode>



PAGE 18/27 P-18-09B









5. Reliability

5.1 Contents of Reliability Tests

Item	Conditions	Criteria	
High Temperature Operation	70°C, 240 hrs		
Low Temperature Operation	-40°C, 240 hrs		
High Temperature Storage	85°C, 240 hrs	The operational	
Low Temperature Storage	-40°C, 240 hrs	functions work.	
High Temperature/Humidity Operation	60°C, 90% RH, 120 hrs		
Thermal Shock	-40°C ⇔ 85°C, 24 cycles		
THEITIAI SHOCK	60 mins dwell		

^{*} The samples used for the above tests do not include polarizer.

5.2 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

PAGE 19/27 P-18-09B


^{*} No moisture condensation is observed during tests.











6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: $23 \pm 5^{\circ}\text{C}$

Humidity: $55 \pm 15 \text{ }\%\text{RH}$

Fluorescent Lamp: 30W

Distance between the Panel & Lamp: $\geq 50 \text{ cm}$

Distance between the Panel & Eyes of the Inspector: \geq 30 cm

Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

6.3 Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

6.3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
Panel General Chipping	Minor	X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)

PAGE 20/27 P-18-09B









6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Cupper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	· · · · · · · · · · · · · · · · · · ·
Terminal Lead Prober Mark	Acceptable	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any

PAGE 21/27 P-18-09B










6.3.2 Cosmetic Check (Display Off) in Active Area

Check Item	Classification	Crite	eria
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not Aff	ect the Polarizer
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \le 0.1$ $W > 0.1, L \le 2$ L > 2	Ignore n ≤ 1 n = 0
Dirt, Black Spot, Foreign Material, (On Polarizer)	Minor	$Φ \le 0.1$ $0.1 < Φ \le 0.25$ $0.25 < Φ$	Ignore $n \le 1$ $n = 0$
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	Φ ≤ 0.5 → Ignore if no In Display 0.5 < Φ	ifluence on $n=0$
Fingerprint, Flow Mark (On Polarizer)	Minor	Not Allo	owable

- * Protective film should not be tear off when cosmetic check.
- ** Definition of W & L & Φ (Unit: mm): $\Phi = (a + b) / 2$



PAGE 22/27 P-18-09B









6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classificatio n	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	

PAGE 23/27 P-18-09B




AFACE EN/AS/JISQ 9100
Aerospace
AFNOR CERTIFICATION





7. Package Specifications



Item			Quantity
Module		270	per Primary Box
Holding Trays	(A)	15	per Primary Box
Total Trays	(B)	16	per Primary Box (Including 1 Empty Tray)
Primary Box	(C)	1~4	per Carton (4 as Major / Maximum)

PAGE 24/27 P-18-09B









No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.


8. Precautions When Using These OEL Display Modules

8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy. Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water
- * Ketone
- * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

PAGE 25/27 P-18-09B



AFNOR CERTIFICATION

AFNOR CERTIFICATION

AFNOR CERTIFICATION

AFNOR CERTIFICATION

AFNOR CERTIFICATION





No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.

8.2 Storage Precautions

1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Univision Technology Inc.)

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1306
 - * Connection (contact) to any other potential than the above may lead to rupture of the IC.

8.4 Precautions when disposing of the OEL display modules

1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

8.5 Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
 - Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

PAGE 26/27 P-18-09B



No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.







9. Mechanical Drawing

