

74HC4017; 74HCT4017

Johnson decade counter with 10 decoded outputs

Rev. 4 — 10 December 2013

Product data sheet

1. General description

The 74HC4017; 74HCT4017 is a 5-stage Johnson decade counter with 10 decoded outputs (Q0 to Q9), an output from the most significant flip-flop (\bar{Q}_{5-9}), two clock inputs (CP0 and \bar{CP}_1) and an overriding asynchronous master reset input (MR). The counter is advanced by either a LOW-to-HIGH transition at CP0 while \bar{CP}_1 is LOW or a HIGH-to-LOW transition at \bar{CP}_1 while CP0 is HIGH. When cascading counters, the \bar{Q}_{5-9} output, which is LOW while the counter is in states 5, 6, 7, 8 and 9, can be used to drive the CP0 input of the next counter. A HIGH on MR resets the counter to zero ($Q_0 = \bar{Q}_{5-9} = \text{HIGH}$; $Q_1 \text{ to } Q_9 = \text{LOW}$) independent of the clock inputs (CP0 and \bar{CP}_1). Automatic code correction of the counter is provided by an internal circuit: following any illegal code the counter returns to a proper counting mode within 11 clock pulses. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

2. Features and benefits

- Wide supply voltage range from 2.0 V to 6.0 V
- Input levels:
 - ◆ For 74HC4017: CMOS level
 - ◆ For 74HCT4017: TTL level
- Complies with JEDEC standard no. 7 A
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40°C to $+85^{\circ}\text{C}$ and from -40°C to $+125^{\circ}\text{C}$



3. Ordering information

Table 1. Ordering information

Type number	Package				Version
	Temperature range	Name	Description		
74HC4017					
74HC4017N	−40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4	
74HC4017D	−40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1	
74HC4017DB	−40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1	
74HC4017PW	−40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1	
74HC4017BQ	−40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal-enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1	
74HCT4017					
74HCT4017N	−40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4	
74HCT4017D	−40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1	
74HCT4017BQ	−40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal-enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1	

4. Functional diagram




Fig 1. Functional diagram




Fig 2. Logic symbol




Fig 3. IEC logic symbol




Fig 4. Logic diagram




Fig 5. Timing diagram

5. Pinning information

5.1 Pinning




Fig 6. Pin configuration DIP16, SO16 and (T)SSOP16




Fig 7. Pin configuration DHVQFN16

- (1) This is not a supply pin. The substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad. However, if it is soldered, the solder land should remain floating or be connected to GND.

5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
Q[0:9]	3, 2, 4, 7, 10, 1, 5, 6, 9, 11	decoded output
GND	8	ground (0 V)
Q5-9	12	carry output (active LOW)
CP1	13	clock input (HIGH-to-LOW edge-triggered)
CP0	14	clock input (LOW-to-HIGH edge-triggered)
MR	15	master reset input (active HIGH)
VCC	16	supply voltage

6. Functional description

Table 3. Function table^[1]

MR	CP0	CP1	Operation
H	X	X	Q0 = $\bar{Q}_5\bar{Q}_9$ = HIGH; Q1 to Q9 = LOW
L	H	\downarrow	counter advances
L	\uparrow	L	counter advances
L	L	X	no change
L	X	H	no change
L	H	\uparrow	no change
L	\downarrow	L	no change

- [1] H = HIGH voltage level;
- L = LOW voltage level;
- X = don't care;
- \uparrow = LOW-to-HIGH transition;
- \downarrow = HIGH-to-LOW transition;

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7	V
I_{IK}	input clamping current	$V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V	^[1] -	± 20	mA
I_{OK}	output clamping current	$V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V	^[1] -	± 20	mA
I_O	output current	-0.5 V < V_O < $V_{CC} + 0.5$ V	-	± 25	mA
I_{CC}	supply current		-	50	mA
I_{GND}	ground current		-50	-	mA
T_{stg}	storage temperature		-65	+150	°C
P_{tot}	total power dissipation	$T_{amb} = -40$ °C to +125 °C			
	DIP16 package		^[2] -	750	mW
	SO16 package		^[3] -	500	mW
	(T)SSOP16 package		^[4] -	500	mW
	DHVQFN16 package		^[5] -	500	mW

- [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- [2] P_{tot} derates linearly with 12 mW/K above 70 °C.

- [3] P_{tot} derates linearly with 8 mW/K above 70 °C.

- [4] P_{tot} derates linearly with 5.5 mW/K above 60 °C.

- [5] P_{tot} derates linearly with 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
74HC4017						
V _{CC}	supply voltage		2.0	5.0	6.0	V
V _I	input voltage		0	-	V _{CC}	V
V _O	output voltage		0	-	V _{CC}	V
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	ns/V
		V _{CC} = 4.5 V	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	ns/V
T _{amb}	ambient temperature		-40	-	+125	°C
74HCT4017						
V _{CC}	supply voltage		4.5	5.0	5.5	V
V _I	input voltage		0	-	V _{CC}	V
V _O	output voltage		0	-	V _{CC}	V
Δt/ΔV	input transition rise and fall rate	V _{CC} = 4.5 V	-	1.67	139	ns/V
T _{amb}	ambient temperature		-40	-	+125	°C

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
74HC4017										
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level output voltage V _I = V _{IH} or V _{IL}	V _I = V _{IH} or V _{IL}								
		I _O = −20 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I _O = −20 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = −20 μA; V _{CC} = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I _O = −4.0 mA; V _{CC} = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I _O = −5.2 mA; V _{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}								
		I _O = 20 µA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 µA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 µA; V _{CC} = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I _I	input leakage current	V _I = V _{CC} or GND; V _{CC} = 6.0 V	-	-	±0.1	-	±1.0	-	±1.0	µA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V	-	-	8.0	-	80	-	160	µA
C _I	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT4017										
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V								
		I _O = −20 µA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = −4 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V								
		I _O = 20 µA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA	-	0.15	0.26	-	0.33	-	0.4	V
I _I	input leakage current	V _I = V _{CC} or GND; V _{CC} = 5.5 V	-	-	±0.1	-	±1.0	-	±1.0	µA
I _{CC}	supply current	V _I = V _{CC} or GND; V _{CC} = 5.5 V; I _O = 0 A	-	-	8.0	-	80	-	160	µA
ΔI _{CC}	additional supply current	per input pin; V _I = V _{CC} − 2.1 V; other inputs at V _{CC} or GND; V _{CC} = 4.5 V to 5.5 V; I _O = 0 A								
		CP0 input	-	25	90	-	113	-	123	µA
		CP1 input	-	40	144	-	180	-	196	µA
		MR input	-	50	180	-	225	-	245	µA
C _I	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristicsGND = 0 V; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$; see [Figure 11](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
74HC4017										
t_{pd}	propagation delay	CP0 to Qn; CP0 to $\bar{Q}5\text{-}9$; [1] see Figure 10								
		$V_{CC} = 2.0 \text{ V}$	-	63	230	-	290	-	345	ns
		$V_{CC} = 4.5 \text{ V}$	-	23	46	-	58	-	69	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	20	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	-	18	39	-	49	-	59	ns
		CP1 to Qn; CP1 to $\bar{Q}5\text{-}9$; [2] see Figure 10								
		$V_{CC} = 2.0 \text{ V}$	-	61	250	-	315	-	375	ns
		$V_{CC} = 4.5 \text{ V}$	-	22	50	-	63	-	75	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	20	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	-	18	43	-	54	-	64	ns
t_{PHL}	HIGH to LOW propagation delay	MR to Q[1:9]; [3] see Figure 10								
		$V_{CC} = 2.0 \text{ V}$	-	52	230	-	290	-	345	ns
		$V_{CC} = 4.5 \text{ V}$	-	19	46	-	58	-	69	ns
		$V_{CC} = 6.0 \text{ V}$	-	15	39	-	49	-	59	ns
t_{PLH}	LOW to HIGH propagation delay	MR to $\bar{Q}5\text{-}9, Q0$; [4] see Figure 10								
		$V_{CC} = 2.0 \text{ V}$	-	55	230	-	290	-	345	ns
		$V_{CC} = 4.5 \text{ V}$	-	20	46	-	58	-	69	ns
		$V_{CC} = 6.0 \text{ V}$	-	16	39	-	49	-	59	ns
t_t	transition time	see Figure 10 [2]								
		$V_{CC} = 2.0 \text{ V}$	-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}$	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$	-	6	13	-	16	-	19	ns
t_w	pulse width	CP0 and CP1 (HIGH or LOW); see Figure 9								
		$V_{CC} = 2.0 \text{ V}$	80	17	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	6	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$	14	5	-	17	-	20	-	ns
		MR (HIGH); see Figure 9								
		$V_{CC} = 2.0 \text{ V}$	80	19	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	7	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$	14	6	-	17	-	20	-	ns

Table 7. Dynamic characteristics ...continued $GND = 0 \text{ V}$; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$; see [Figure 11](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t_{su}	set-up time	CP1 to CP0; CP0 to $\overline{\text{CP}1}$; see Figure 8								
		$V_{CC} = 2.0 \text{ V}$	50	−8	−	65	−	75	−	ns
		$V_{CC} = 4.5 \text{ V}$	10	−3	−	13	−	15	−	ns
		$V_{CC} = 6.0 \text{ V}$	9	−2	−	11	−	13	−	ns
t_h	hold time	CP1 to CP0; CP0 to $\overline{\text{CP}1}$; see Figure 8								
		$V_{CC} = 2.0 \text{ V}$	50	17	−	65	−	75	−	ns
		$V_{CC} = 4.5 \text{ V}$	10	6	−	13	−	15	−	ns
		$V_{CC} = 6.0 \text{ V}$	9	5	−	11	−	13	−	ns
t_{rec}	recovery time	MR to CP0 and MR to $\overline{\text{CP}1}$; see Figure 9								
		$V_{CC} = 2.0 \text{ V}$	5	−17	−	5	−	5	−	ns
		$V_{CC} = 4.5 \text{ V}$	5	−6	−	5	−	5	−	ns
		$V_{CC} = 6.0 \text{ V}$	5	−5	−	5	−	5	−	ns
f_{max}	maximum frequency	CP0 or $\overline{\text{CP}1}$; see Figure 9								
		$V_{CC} = 2.0 \text{ V}$	6.0	23	−	4.8	−	4.0	−	MHz
		$V_{CC} = 4.5 \text{ V}$	30	70	−	24	−	20	−	MHz
		$V_{CC} = 5.0 \text{ V}$; $C_L = 15 \text{ pF}$	−	77	−	−	−	−	−	MHz
C_{PD}	power dissipation capacitance	$V_I = GND$ to V_{CC} ; $V_{CC} = 5 \text{ V}$; $f_i = 1 \text{ MHz}$	[3]	−	35	−	−	−	−	pF
74HCT4017										
t_{pd}	propagation delay	CP0 to Qn; CP0 to \overline{Q}_{5-9} ; see Figure 10								
		$V_{CC} = 4.5 \text{ V}$	−	25	46	−	58	−	69	ns
		$V_{CC} = 5.0 \text{ V}$; $C_L = 15 \text{ pF}$	−	21	−	−	−	−	−	ns
		CP1 to Qn; $\overline{\text{CP}1}$ to \overline{Q}_{5-9} ; see Figure 10								
t_{PHL}	HIGH to LOW propagation delay	$V_{CC} = 4.5 \text{ V}$	−	25	50	−	63	−	75	ns
		$V_{CC} = 5.0 \text{ V}$; $C_L = 15 \text{ pF}$	−	21	−	−	−	−	−	ns
		MR to Q[1:9]; see Figure 10								
		$V_{CC} = 4.5 \text{ V}$	−	22	46	−	58	−	69	ns
t_{PLH}	LOW to HIGH propagation delay	MR to \overline{Q}_{5-9} , Q0; see Figure 10								
		$V_{CC} = 4.5 \text{ V}$	−	20	46	−	58	−	69	ns

Table 7. Dynamic characteristics ...continued*GND = 0 V; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$; see [Figure 11](#).*

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t_t	transition time	see Figure 10 [2] $V_{CC} = 4.5 \text{ V}$	-	7	15	-	19	-	22	ns
t_w	pulse width	CP0 and $\overline{\text{CP1}}$ (HIGH or LOW); see Figure 9	16	7	-	20	-	24	-	ns
		$V_{CC} = 4.5 \text{ V}$ MR (HIGH); see Figure 9	16	4	-	20	-	24	-	ns
		$V_{CC} = 4.5 \text{ V}$	10	−3	-	13	-	15	-	ns
t_{su}	set-up time	CP1 to CP0; CP0 to $\overline{\text{CP1}}$; see Figure 8	10	6	-	13	-	15	-	ns
t_h	hold time	CP1 to CP0; CP0 to $\overline{\text{CP1}}$; see Figure 8	10	6	-	13	-	15	-	ns
t_{rec}	recovery time	MR to CP0 and MR to CP1; see Figure 9	5	−5	-	5	-	5	-	ns
		$V_{CC} = 4.5 \text{ V}$	30	61	-	24	-	20	-	MHz
f_{max}	maximum frequency	CP0 or $\overline{\text{CP1}}$; see Figure 9	-	67	-	-	-	-	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	36	-	-	-	-	-	pF
C_{PD}	power dissipation capacitance	$V_I = \text{GND to } V_{CC} - 1.5 \text{ V};$ [3] $V_{CC} = 5 \text{ V}; f_i = 1 \text{ MHz}$	-	36	-	-	-	-	-	-

[1] t_{pd} is the same as t_{PHL} and t_{PLH} .[2] t_t is the same as $t_{T_{HL}}$ and $t_{T_{LH}}$.[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

 f_i = input frequency in MHz; f_o = output frequency in MHz; C_L = output load capacitance in pF; V_{CC} = supply voltage in V;

N = number of inputs switching;

$$\sum(C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$$

11. Waveforms




Fig 8. Waveforms showing the set-up and hold times for CP0 to CP1 and CP1 to CP0





Fig 9. Waveforms showing the minimum pulse width for CP0, CP1 and MR input; the maximum frequency for CP0 and CP1 input; the recovery time for MR and the MR input to Qn and Q5-9 output propagation delays



Measurement points are given in [Table 8](#).



V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Conditions: $\overline{CP1}$ = LOW while $CP0$ is triggered on a LOW-to-HIGH transition and $CP0$ = HIGH, while $\overline{CP1}$ is triggered on a HIGH-to-LOW transition.

Fig 10. Waveforms showing the propagation delays for CP0, CP1 to Qn, Q5-9 outputs and the output transition times

Table 8. Measurement points

Type	Input	Output
	V_M	V_M
74HC4017	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74HCT4017	1.3 V	1.3 V



001aad983

Test data is given in [Table 9](#).

Definitions test circuit:

R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

C_L = Load capacitance including jig and probe capacitance.

R_L = Load resistance.

S1 = Test selection switch.

Fig 11. Load circuitry for measuring switching times

Table 9. Test data


Type	Input		Load		S1 position		
	V_I	t_r, t_f	C_L	R_L	t_{PHL}, t_{PLH}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ}
74HC4017	V_{CC}	6 ns	15 pF, 50 pF	1 k Ω	open	GND	V_{CC}
74HCT4017	3 V	6 ns	15 pF, 50 pF	1 k Ω	open	GND	V_{CC}

12. Application information

Some examples of applications for the 74HC4017; 74HCT4017 are:


- Decade counter with decimal decoding
- 1 out of n decoding counter (when cascaded)
- Sequential controller
- Timer

[Figure 12](#) shows a technique for extending the number of decoded output states for the 74HC4017; 74HCT4017. Decoded outputs are sequential within each stage and from stage to stage, with no dead time (except propagation delay).



Remark: It is essential not to enable the counter on $\overline{CP1}$ when CP0 is HIGH, or on CP0 when $\overline{CP1}$ is LOW, as this would cause an extra count.


[Figure 13](#) shows an example of a divide-by 2 through divide-by 10 circuit using one 74HC4017; 74HCT4017. Since the 74HC4017; 74HCT4017 has an asynchronous reset, the output pulse widths are narrow (minimum expected pulse width is 6 ns). The output pulse widths can be enlarged by inserting an RC network at the MR input.



13. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT38-4						95-01-14 03-02-13

Fig 14. Package outline SOT38-4 (DIP16)

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




Fig 15. Package outline SOT109-1 (SO16)

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1





Fig 16. Package outline SOT338-1 (SSOP16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1

**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.1 0.05	0.15 0.80	0.95 0.25	0.25 0.19	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT403-1		MO-153			-99-12-27 03-02-18

Fig 17. Package outline SOT403-1 (TSSOP16)

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
16 terminals; body 2.5 x 3.5 x 0.85 mm

SOT763-1




Fig 18. Package outline SOT763-1 (DHVQFN16)

14. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT4017 v.4	20131210	Product data sheet	-	74HC_HCT4017 v.3
Modifications:		• General description updated.		
74HC_HCT4017 v.3	20080108	Product data sheet	-	74HC_HCT4017_CNV v.2
Modifications:		• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Section 3 : DHVQFN16 package added. • Section 7 : derating values added for DHVQFN16 package. • Section 13 : outline drawing added for DHVQFN16 package.		
74HC_HCT4017_CNV v.2	19970829	Product specification	-	-

16. Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

18. Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	2
4	Functional diagram	2
5	Pinning information	5
5.1	Pinning	5
5.2	Pin description	5
6	Functional description	6
7	Limiting values	6
8	Recommended operating conditions	7
9	Static characteristics	7
10	Dynamic characteristics	9
11	Waveforms	12
12	Application information	14
13	Package outline	16
14	Abbreviations	21
15	Revision history	21
16	Legal information	22
16.1	Data sheet status	22
16.2	Definitions	22
16.3	Disclaimers	22
16.4	Trademarks	23
17	Contact information	23
18	Contents	24

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 10 December 2013

Document identifier: 74HC_HCT4017