October 1987 Revised May 2002

# MM74C89 64-Bit 3-STATE Random Access Read/Write Memory

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The MM74C89 is a 16-word by 4-bit random access read/ write memory. Inputs to the memory consist of four address lines, four data input lines, a write enable line and a memory enable line. The four binary address inputs are decoded internally to select each of the 16 possible word locations. An internal address register latches the address information on the positive to negative transition of the memory enable input. The four 3-STATE data output lines working in conjunction with the memory enable input provide for easy memory expansion.

Address Operation: Address inputs must be stable  $t_{SA}$ prior to the positive to negative transition of memory enable. It is thus not necessary to hold address information stable for more than  $t_{HA}$  after the memory is enabled (positive to negative transition of memory enable).

Write Operation: Information present at the data inputs is written into the memory at the selected address by bringing write enable and memory enable LOW.

**Read Operation:** The complement of the information which was written into the memory is non-destructively read out at the four outputs. This is accomplished by selecting the desired address and bringing memory enable LOW and write enable HIGH.

When the device is writing or disabled the output assumes a 3-STATE (Hi-z) condition.

#### Features

- Wide supply voltage range: 3.0V to 15V
- Guaranteed noise margin: 1.0V
- High noise immunity: 0.45 V<sub>CC</sub> (typ.)
- Low power TTL compatibility: fan out of 2 driving 74L
- Low power consumption: 100 nW/package (typ.)
- Fast access time: 130 ns (typ.) at  $V_{CC} = 10V$
- 3-STATE output

Note: The timing is different than the DM7489 in that a positive to negative transition of the memory enable must occur for the memory to be selected.

## Ordering Code:

Order Number	Package Number	Package Description	
MM74C89N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide	

#### **Connection Diagram**



#### **Truth Table**

ME	WE	Operation	Condition of Outputs
L	L	Write	3-STATE
L			Complement of Selected Word
н	L	Inhibit, Storage	3-STATE
н	Н	Inhibit, Storage	3-STATE

www.fairchildsemi.com



## Absolute Maximum Ratings(Note 1)

Voltage at any Pin	–0.3V to V <sub>CC</sub> +0.3V
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range (T <sub>S</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
Dual-In-Line	700 mW
Small Outline	500 mW
Operating V <sub>CC</sub> Range	3.0V to 15V
Absolute Maximum V <sub>CC</sub>	18V
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

MM74C89

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

## **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	смоз			,		
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$V_{CC} = 5.0V$	3.5			V
		$V_{CC} = 10V$	8.0			v
V <sub>IN(0)</sub>	Logical "0" Input Voltage	$V_{CC} = 5.0V$			1.5	V
		$V_{CC} = 10V$			2.0	
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5.0V, I_{O} = -10 \ \mu A$	4.5			V
		$V_{CC} = 10V, I_{O} = -10 \ \mu A$	9.0			
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 5.0V, I_{O} = +10 \ \mu A$			0.5	V
		$V_{CC} = 10V, I_{O} = +10 \ \mu A$			1.0	v
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{CC} = 15V, V_{IN} = 15V$		-0.005	1.0	μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ
loz	Output Current in	V <sub>CC</sub> = 15V, V = 15V		0.005	1.0	μΑ
	High Impedance State	$V_{CC} = 15V, V_{O} = 0V$	-1.0	-0.005		
Icc	Supply Current	$V_{CC} = 15V$		0.05	300	μΑ
CMOS/LPT	TL INTERFACE					
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$V_{CC} = 4.75V$	V <sub>CC</sub> – 1.5			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	$V_{CC} = 4.75V$			0.8	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 4.75 V$ , $I_{O} = -360 \ \mu A$	2.4			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 4.75 V$ , $I_O = +360 \ \mu A$			0.4	V
OUTPUT D	RIVE (See 54C/74C Family Chara	cteristics Data Sheet) (Short Circuit Cu	rrent)			
ISOURCE	Output Source Current	$V_{CC} = 5.0V, V_{OUT} = 0V$	-1.75	-3.3		mA
	(P-Channel)	$T_A = 25^{\circ}C$	-1.75			
ISOURCE	Output Source Current	$V_{CC} = 10V, V_{OUT} = 0V$	-8.0	-15		mA
	(P-Channel)	$T_A = 25^{\circ}C$	-0.0			
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 5.0V$ , $V_{OUT} = V_{CC}$	1.75	3.6		mA
	(N-Channel)	$T_A = 25^{\circ}C$	1.75	3.0		
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 10V, V_{OUT} = V_{CC}$	8.0	16		mA
	(N-Channel)	$T_A = 25^{\circ}C$	0.0	10		

MM74C89	AC EI	ectrical Charact
4	T <sub>A</sub> = 25°C	C, $C_L = 50 \text{ pF}$ , unless otherwise
И7	Symbol	Parameter
ž	t <sub>pd</sub>	Propagation Delay from
_		Memory Enable
	t <sub>ACC</sub>	Access Time from
		Address Input
	t <sub>SA</sub>	Address Setup Time
	t <sub>HA</sub>	Address Hold Time
		Manany English Dulag Width

### cteristics (Note 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
t <sub>pd</sub>	Propagation Delay from	$V_{CC} = 5V$		270	500	ns	
	Memory Enable	$V_{CC} = 10V$		100	220	115	
t <sub>ACC</sub>	Access Time from	$V_{CC} = 5V$		350	650	ns	
	Address Input	$V_{CC} = 10V$		130	280	ns	
t <sub>SA</sub>	Address Setup Time	$V_{CC} = 5V$	150			ns	
		$V_{CC} = 10V$	60			115	
t <sub>HA</sub>	Address Hold Time	$V_{CC} = 5V$	60			00	
		$V_{CC} = 10V$	40			ns	
t <sub>ME</sub>	Memory Enable Pulse Width	$V_{CC} = 5V$	400	250		ns	
		$V_{CC} = 10V$	150	90		115	
t <sub>SR</sub>	Write Enable Setup	$V_{CC} = 5V$	0			ns	
	Time for a Read	$V_{CC} = 10V$	0				
t <sub>WS</sub>	Write Enable Setup	$V_{CC} = 5V$			t <sub>ME</sub>	ns	
	Time for a Write	$V_{CC} = 10V$			t <sub>ME</sub>	115	
t <sub>WE</sub>	Write Enable Pulse Width	$V_{CC} = 5V, t_{WS} = 0$	300	160			
		$V_{CC} = 10V$ , $t_{WS} = 0$	100	60		ns	
t <sub>HD</sub>	Data Input Hold Time	$V_{CC} = 5V$	50			ns	
		$V_{CC} = 10V$	25				
t <sub>SD</sub>	Data Input Setup	$V_{CC} = 5V$	50			ns	
		$V_{CC} = 10V$	25			115	
t <sub>1H</sub> , t <sub>0H</sub>	Propagation Delay from a Logical	$V_{CC} = 5V, C_L = 5 \text{ pF}, R_L = 10k$		180	300	ns	
	"1" or Logical "0" to the High	$V_{CC} = 10V, C_L = 5 \text{ pF}, R_L = 10k$		-85	120		
	Impedance State from Memory Enable						
t <sub>1H</sub> , t <sub>0H</sub>	Propagation Delay from a Logical	$V_{CC} = 50V, C_L = 5 \text{ pF}, R_L = 10k$		180	300	ns	
	"1" or Logical "0" to the High	$V_{CC} = 10V, C_L = 5 \text{ pF}, R_L = 10k$		85	120	115	
	Impedance State from Write Enable						
C <sub>IN</sub>	Input Capacity	Any Input (Note 3)		5		pF	
C <sub>OUT</sub>	Output Capacity	Any Output (Note 3)		6.5		pF	
C <sub>PD</sub>	Power Dissipation Capacity	(Note 4)		230		pF	

Note 2: AC Parameters are guaranteed by DC correlated testing.

Note 3: Capacitance is guaranteed by periodic testing.

Note 4: C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics application note, AN-90.





www.fairchildsemi.com