

CY62167G/CY62167GE MoBL®

16-Mbit (1M words × 16-bit/2M words × 8-bit) Static RAM with Error-Correcting Code (ECC)

Features

- Ultra-low standby current
 - Typical standby current: 5.5 μA
 - Maximum standby current: 16 μA
- High speed: 45 ns/55 ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- 48-pin TSOP I package configurable as 1M × 16 or 2M × 8 SRAM
- Available in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

Functional Description

CY62167G and CY62167GE are high-performance CMOS, low-power (MoBL $^{\$}$) SRAM devices with embedded ECC $^{[1]}$. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY62167GE device includes an ERR pin that signals a single-bit error-detection and correction event during a read cycle.

To access devices with a single chip enable input, assert the chip enable (\overline{CE}) input LOW. To access dual chip enable devices, assert both chip enable inputs – \overline{CE}_1 as LOW and CE_2 as HIGH.

To perform data writes, assert the Write Enable ($\overline{\text{WE}}$) input LOW, and provide the data and address on the device data pins (I/O₀

through I/O₁₅) and add<u>ress pins</u> (A₀ through A₁₉) respectively. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control byte writes and write data on the corresponding I/O lines to the memory location specified. BHE controls I/O₈ through I/O₁₅ and BLE controls I/O₀ through I/O₇.

To perform data reads, assert the Output Enable (\overline{OE}) input and provide the required address on the address lines. You can access read data on the I/O lines (I/O $_0$ through I/O $_{15}$). To perform byte accesses, assert the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O₀ through I/O₁₅) are <u>placed</u> in a high-impedance state when the device is deselected (\overline{CE} HIGH for a single chip enable device and \overline{CE}_1 HIGH / \overline{CE}_2 LOW for a <u>dual chip enable</u> device), or the control signals are de-asserted (\overline{OE} , \overline{BLE} , \overline{BHE}).

These devices have a unique Byte Power-down feature where, if both the Byte Enables (BHE and BLE) are disabled, the devices seamlessly switch to the standby mode irrespective of the state of the chip enables, thereby saving power.

On the CY62167GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = High). See the Truth Table – CY62167G/CY62167GE on page 16 for a complete description of read and write modes.

The CY62167G and CY62167GE devices are available in a Pb-free 48-pin TSOP I package and 48-ball VFBGA packages. The logic block diagrams are on page 2.

The device in the 48-pin TSOP I package can also be configured to function as a 2M words × 8-bit device. Refer to the Pin Configurations section for details.

For a complete list of related documentation, click here.

Product Portfolio

	Features and		V _{CC} Range (V)	Speed (ns)	Current Consumption				
	Options (see the Pin Configurations section)				Operating I_{CC} , (mA) $f = f_{max}$		Standby, I _{SB2} (μA)		
Product		Range							
					Typ ^[2]	Max	Typ ^[2]	Max	
CY62167G(E)18	Single or dual Chip Enables Optional ERR pin	Industrial	1.65 V-2.2 V	55	29	32	7	26	
CY62167G(E)30			2.2 V-3.6 V	45	29	36	5.5	16	
CY62167G(E)			4.5 V–5.5 V						

Notes


1. This device does not support automatic write-back on error detection.

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 001-81537 Rev. *P Revised May 26, 2017


^{2.} Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.




Logic Block Diagram - CY62167G



Logic Block Diagram - CY62167GE







Contents

Pin Configuration - CY62167G	4
Pin Configuration - CY62167GE	5
Maximum Ratings	7
Operating Range	
DC Electrical Characteristics	7
Capacitance	9
Thermal Resistance	9
AC Test Loads and Waveforms	9
Data Retention Characteristics	10
Data Retention Waveform	10
Switching Characteristics	11
Switching Waveforms	
Truth Table - CY62167G/CY62167GE	
FRR Output - CY62167GF	16

Ordering Information	17
Ordering Code Definitions	18
Package Diagrams	19
Acronyms	21
Document Conventions	21
Units of Measure	21
Document History Page	22
Sales, Solutions, and Legal Information	23
Worldwide Sales and Design Support	23
Products	23
PSoC® Solutions	23
Cypress Developer Community	
Technical Support	



Pin Configuration - CY62167G

Figure 1. 48-ball VFBGA Pinout (Dual Chip Enable without ERR) - CY62167G [3]





Figure 2. 48-pin TSOP I Pinout (Dual Chip Enable without ERR) - CY62167G [3, 4]



^{3.} NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.

^{4.} Tie the BYTE pin in the 48-pin TSOP I package to V_{CC} to use the device as a 1 M × 16 SRAM. The 48-pin TSOP I package can also be used as a 2 M ×8 SRAM by tying the BYTE signal to V_{SS}. In the 2 M ×8 configuration, pin 45 is the extra address line A20, while BHE, BLE, and I/O₈ to I/O₁₄ pins are not used and can be left floating.



Pin Configuration - CY62167GE

Figure 3. 48-ball VFBGA Pinout (Single Chip Enable with ERR) – CY62167GE [5, 6]





Figure 4. 48-ball VFBGA Pinout (Dual Chip Enable with ERR) – CY62167GE $^{[5,\ 6]}$



Note


6. ERR is an Output pin. If not used, this pin should be left floating.

^{5.} NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



Pin Configuration – CY62167GE (continued)

Figure 5. 48-pin TSOP I Pinout (Dual Chip Enable with ERR) – CY62167GE [7, 8]



NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin

Tie the BYTE pin in the 48-pin TSOP I package to V_{CC} to use the device as a 1 M ×16 SRAM. The 48-pin TSOP I package can also be used as a 2 M × 8 SRAM by tying the BYTE signal to V_{SS}. In the 2 M × 8 configuration, pin 45 is the extra address line A20, while the BHE, BLE, and I/O₈ to I/O₁₄ pins are not used and can be left floating.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to + 150 °C Ambient temperature with power applied -55 °C to + 125 °C Supply voltage to ground potential-0.5 V to V_{CC} + 0.5 V

DC input voltage ^[9]	–0.5 V to V _{CC} + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

Operating Range

Grade	Ambient Temperature	V _{CC} ^[10]
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

	B		T		4	11:4		
Parameter	Des	scription	Test Condition	S	Min	Typ [11]	Max	Unit
V _{OH}	Output HIGH	1.65 V to 2.2 V	V_{CC} = Min, I_{OH} = -0.1 mA		1.4	_	_	V
	voltage	2.2 V to 2.7 V	V_{CC} = Min, I_{OH} = -0.1 mA		2.0	_	_	
		2.7 V to 3.6 V	V_{CC} = Min, I_{OH} = -1.0 mA		2.4	_	_	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = -1.0 mA		2.4	_	_	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = -0.1 mA		$V_{\rm CC} - 0.4^{[12]}$	_	_	
V_{OL}	Output LOW	1.65 V to 2.2 V	V _{CC} = Min, I _{OL} = 0.1 mA		_	_	0.2	
	voltage	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 0.1 mA		_	_	0.4	
		2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 2.1 mA	V _{CC} = Min, I _{OL} = 2.1 mA		_	0.4	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OL} = 2.1 mA		-	_	0.4	
V_{IH}	Input HIGH voltage ^[9]	1.65 V to 2.2 V	_		1.4	_	V _{CC} + 0.2	
	voitage	2.2 V to 2.7 V	_		1.8	_	V _{CC} + 0.3	
		2.7 V to 3.6 V	_		2.0	_	V _{CC} + 0.3	
		4.5 V to 5.5 V	_		2.2	_	V _{CC} + 0.5	
V_{IL}	Input LOW	1.65 V to 2.2 V	_		-0.2	_	0.4	
	voltage ^[9]	2.2 V to 2.7 V	_		-0.3	_	0.6	
		2.7 V to 3.6 V	_		-0.3	_	0.8	
		4.5 V to 5.5 V	_		-0.5	_		
I _{IX}	Input leakage	current	$GND \le V_{IN} \le V_{CC}$		-1.0	_	+1.0	μΑ
I _{OZ}	Output leakag	e current	GND ≤ V _{OUT} ≤ V _{CC} , Output disabled		-1.0	_	+1.0	
I _{CC}	V _{CC} operating	supply current	V _{CC} = Max, I _{OUT} = 0 mA, CMOS levels	f = 22.22 MHz (45 ns)	_	29.0	36.0	mA
				f = 18.18 MHz (55 ns)	_	29.0	32.0	
				f = 1 MHz	_	7.0	9.0	

^{9.} V_{IL(min)} = -2.0 V and V_{IH(max)} = V_{CC} + 2 V for pulse durations of less than 20 ns.
10. Full device AC operation assumes a 100-µs ramp time from 0 to V_{CC} (min) and 200-µs wait time after V_{CC} stabilizes to its operational value.
11. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.

^{12.} This parameter is guaranteed by design and is not tested.



DC Electrical Characteristics (continued)

Over the operating range of $-40~^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$

Downwater	Description	Took Condition	Took Conditions			45/55 ns			
Parameter	Description	Test Conditions		Min	Typ [11]	Max	Unit		
I _{SB1} ^[13]	Automatic Power-down Current – CMOS Inputs; V _{CC} = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \le 0.2 \text{ V}$ or $(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $ \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{V}_{\text{IN}} \le 0.2 \text{ V},$		_	5.5	16.0	μА		
	Automatic Power-down Current – CMOS Inputs V _{CC} = 1.65 V to 2.2 V	$f = f_{max}$ (address and data on $f = 0$ (\overline{OE} , and \overline{WE}), $V_{CC} = V_{CC}$	ly),	_	7.0	26.0			
I _{SB2} ^[13] Automatic Power-down		$\overline{CE}_1 \ge V_{CC} - 0.2V$ or	25 °C	-	5.5	6.5 ^[14]			
	Current – CMOS Inputs V _{CC} = 2.2 V to 3.6 V and	CE ₂ ≤ 0.2 V or	40 °C	-	6.3	8.0 ^[14]			
	4.5 V to 5.5 V	$(BHE \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$	70 °C	-	8.4	12.0 ^[14]			
	$V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V},$ $f = 0, V_{CC} = V_{CC(max)}$	85 °C	_	12.0	16.0				
Automatic Power-down Current – CMOS Inputs V _{CC} = 1.65 V to 2.2 V		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \le 0$ or $(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge \text{V}_{\text{CC}} - 0.2$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{V}_{\text{IN}} \le 0.2$ $\text{f} = 0, \text{V}_{\text{CC}} = \text{V}_{\text{CC}(\text{max})}$	2 V,	-	7.0	26.0			

Notes
13. Chip enables ($\overline{\text{CE}}_1$ and CE_2) and $\overline{\text{BYTE}}$ must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
14. The I_{SB2} maximum limits at 25 °C, 40 °C, and 70 °C are guaranteed by design and not 100% tested.



Capacitance


Parameter [15]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10.0	pF
C _{OUT}	Output capacitance		10.0	pF


Thermal Resistance

Parameter [15]	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
I(-)		Still air, soldered on a 3 \times 4.5 inch, four-layer printed circuit board	31.50	57.99	°C/W
(-) ₁○	Thermal resistance (junction to case)		15.75	13.42	°C/W

AC Test Loads and Waveforms

Figure 6. AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT R_{TH}

Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R _{TH}	6000	8000	645	639	Ω
V _{TH}	0.80	1.20	1.75	1.77	V
V _{HIGH}	1.8	2.5	3.0	5.0	V

Note

^{15.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[16]	Max	Unit
V_{DR}	V _{CC} for data retention	-	1.0	_	_	V
I _{CCDR} ^[17, 18]	Data retention current	$1.2 \text{ V} \le \text{V}_{\text{CC}} \le 2.2 \text{ V},$	-	7.0	26.0	μΑ
		$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V}$				
		or $(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
		2.2 V < V _{CC} ≤ 3.6 V or 4.5 V ≤ V _{CC} ≤ 5.5 V,	-	5.5	16.0	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \le 0.2 \text{ V}$				
		or (\overline{BHE} and \overline{BLE}) \geq V _{CC} $-$ 0.2 V, V _{IN} \geq V _{CC} $-$ 0.2 V or V _{IN} \leq 0.2 V				
t _{CDR} ^[19]	Chip deselect to data retention time	_	0.0	_	_	_
t _R ^[19, 20]	Operation recovery time	-	45/55	_	_	ns

Data Retention Waveform

Figure 7. Data Retention Waveform [21]



- 16. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.

 17. Chip enables (CE₁ and CE₂) and BYTE must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

 18. I_{CCDR} is guaranteed only after the device is first powered up to V_{CC(min)} and then brought down to V_{DR}.
- 19. These parameters are guaranteed by design and are not tested.
- 20. <u>Full-device</u> operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.
 21. <u>BHE.BLE</u> is the AND of both <u>BHE</u> and <u>BLE</u>. Deselect the chip by either disabling the chip enable signals or by disabling both <u>BHE</u> and <u>BLE</u>.



Switching Characteristics

5 (22)	B	45 ns		55 ns		llm!4
Parameter [22]	Description	Min	Max	Min	Max	Unit
Read Cycle			•	•		•
t _{RC}	Read cycle time	45.0	-	55.0	_	ns
t _{AA}	Address to data valid/Address to ERR valid	_	45.0	_	55.0	ns
t _{OHA}	Data hold from address change/ERR hold from address change	10.0	_	10.0	_	ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid / CE LOW to ERR valid	_	45.0	-	55.0	ns
t _{DOE}	OE LOW to data valid/OE LOW to ERR valid	_	22.0	_	25.0	ns
t _{LZOE}	OE LOW to Low Z ^[23, 24]	5.0	_	5.0	_	ns
t _{HZOE}	OE HIGH to High Z ^[23, 24, 25]	_	18.0	_	18.0	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[23, 24]	10.0	_	10.0	_	ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High Z ^[23, 24, 25]	_	18.0	_	18.0	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power-up ^[26]	0.0	_	0.0	_	ns
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power-down ^[26]	_	45.0	-	55.0	ns
t _{DBE}	BLE/BHE LOW to data valid	_	45.0	_	55.0	ns
t _{LZBE}	BLE/BHE LOW to Low Z ^[23]	5.0	_	5.0	_	ns
t _{HZBE}	BLE/BHE HIGH to High Z ^[23, 25]	_	18.0	_	18.0	ns
Write Cycle [27, 2	8]		1	•		
t _{WC}	Write cycle time	45.0	_	55.0	_	ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35.0	_	40.0	_	ns
t _{AW}	Address setup to write end	35.0	_	40.0	_	ns
t _{HA}	Address hold from write end	0	_	0	_	ns
t _{SA}	Address setup to write start	0	_	0	_	ns
t _{PWE}	WE pulse width	35.0	_	40.0	_	ns
t _{BW}	BLE/BHE LOW to write end	35.0	_	40.0	_	ns
t_{SD}	Data setup to write end	25.0	_	25.0	_	ns
t _{HD}	Data hold from write end	0.0	_	0.0	_	ns
t _{HZWE}	WE LOW to High Z ^[23, 24, 25]	_	18.0	_	20.0	ns
t _{LZWE}	WE HIGH to Low Z ^[23, 24]	10.0	_	10.0	_	ns

- 22. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{CC} \ge 3$ V) and $V_{CC}/2$ (for $V_{CC} < 3$ V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3V). Test conditions for the read cycle use the output loading shown in Figure 6 on page 9, unless specified otherwise.
- 23. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZCE}, and t_{HZWE} for any device. 24. Tested initially and after any design or process changes that may affect these parameters.
- 25. t_{HZOE}, t_{HZCE}, t_{HZBE}, and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
- 26. These parameters are guaranteed by design and are not tested.
- 27. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 28. The minimum write cycle pulse width for Write Cycle No. 1 (WE Controlled, OE LOW) should be equal to the sum of t_{HZWE} and t_{SD}.



Switching Waveforms

Figure 8. Read Cycle No. 1 of CY62167G (Address Transition Controlled) [29, 30]





Figure 9. Read Cycle No. 1 of CY62167GE (Address Transition Controlled) $^{[29,\ 30]}$



^{29.} The device is continuously selected. $\overline{OE} = V_{|L}$, $\overline{CE} = V_{|L}$, \overline{BHE} or \overline{BLE} , or both = $V_{|L}$. 30. \overline{WE} is HIGH for read cycle.



Switching Waveforms (continued)

Figure 10. Read Cycle No. 2 (OE Controlled) [31, 32, 33, 35]





Figure 11. Write Cycle No. 1 (WE Controlled, OE LOW) [32, 34, 35, 33]



- 31. WE is HIGH for read cycle.
- 32. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.
- 33. Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.
- 34. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE, or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 35. Data I/O is in the high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$, or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.
- 36. During this period, the I/Os are in the output state. Do not apply input signals.
- 37. The minimum write cycle pulse width should be equal to the sum of t_{HZWE} and t_{SD} .



Switching Waveforms (continued)




Figure 12. Write Cycle No. 2 (CE Controlled) [38, 39, 40]

^{38.} For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, when \overline{CE}_1 is HIGH or \overline{CE}_1 is

^{40.} Data I/O is in the high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$, or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

^{41.} During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 13. Write Cycle No. 4 ($\overline{\rm BHE/BLE}$ Controlled, $\overline{\rm OE}$ LOW) $^{[42,\ 43,\ 44]}$





Figure 14. Write Cycle No. 5 (WE Controlled) [42, 43, 44]



^{42.} For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.

^{43.} The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{|||}$, $\overline{CE}_1 = V_{|||}$, \overline{BHE} or \overline{BLE} or both $= V_{|||}$, and $\overline{CE}_2 = V_{|||}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{44.} Data I/O is in the high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$, or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$. 45. During this period, the I/Os are in output state. Do not apply input signals.



Truth Table - CY62167G/CY62167GE

BYTE [46]	CE ₁	CE ₂	WE	ŌĒ	BHE	BLE	Inputs/Outputs	Mode	Power	Configuration
X ^[47]	Н	X ^[47]	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I _{SB})	2M × 8/1M × 16
Х	X ^[47]	L	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I _{SB})	2M × 8/1M × 16
Х	X ^[47]	X ^[47]	Х	Х	Н	Н	High-Z	Deselect/Power-down	Standby (I _{SB})	1M × 16
Н	L	Н	Η	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})	1M × 16
Н	L	н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); High-Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})	1M × 16
Н	L	Н	Н	L	L	Н	High Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})	1M × 16
Н	L	Н	Н	Н	L	Н	High-Z	Output disabled	Active (I _{CC})	1M × 16
Н	L	Н	Н	Н	Н	L	High-Z	Output disabled	Active (I _{CC})	1M × 16
Н	L	Н	Н	Н	L	L	High-Z	Output disabled	Active (I _{CC})	1M × 16
Н	L	Н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})	1M × 16
Н	L	Н	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); High-Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})	1M × 16
Н	L	Н	L	Х	L	Н	High-Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})	1M × 16
L	L	Н	Н	L	Х	Х	Data Out (I/O ₀ –I/O ₇)	Read	Active (I _{CC})	2M × 8
L	L	Н	Н	Н	Х	Х	High-Z	Output disabled	Active (I _{CC})	2M × 8
L	L	Н	L	Х	Х	Х	Data In (I/O ₀ –I/O ₇)	Write	Active (I _{CC})	2M × 8

ERR Output - CY62167GE

Output ^[48]	Mode
0	Read operation, no single-bit error in the stored data.
1	Read operation, single-bit error detected and corrected.
High-Z	Device deselected / outputs disabled / Write operation

Notes

48. ERR is an Output pin. If not used, this pin should be left floating.

^{46.} This pin is available only in the 48-pin TSOP I package. Tie the BYTE to V_{CC} to configure the device in the 1M ×16 option. The 48-pin TSOP I package can also be used as a 2M × 8 SRAM by tying the BYTE signal to V_{SS}.

^{47.} The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Key Features / Differentiators	ERR Pin / Ball	Operating Range
45	2.2 V-3.6 V	CY62167GE30-45BV1XI	51-85150	48-ball VFBGA	Sing Chip Enable	Yes	Industrial
		CY62167GE30-45BV1XIT					
		CY62167GE30-45BVXI			Dual Chip Enable	Yes	
		CY62167GE30-45BVXIT					
		CY62167G30-45BVXI				No	
		CY62167G30-45BVXIT					
		CY62167GE30-45ZXI	51-85183	48-pin TSOP I	Dual Chip Enable	Yes	
		CY62167GE30-45ZXIT					
		CY62167G30-45ZXI				No	
		CY62167G30-45ZXIT					
	4.5 V–5.5 V	CY62167G-45BVXI	51-85150	48-ball VFBGA	Dual Chip Enable	No	
		CY62167G-45BVXIT					
		CY62167G-45ZXI	51-85183	48-pin TSOP I	Dual Chip Enable	No	
		CY62167G-45ZXIT					
		CY62167GE-45ZXI				Yes	
		CY62167GE-45ZXIT					
55	1.65 V-2.2 V	CY62167GE18-55BVXI	51-85150	48-ball VFBGA	Dual Chip Enable	Yes	
		CY62167GE18-55BVXIT					
		CY62167G18-55BVXI				No	
		CY62167G18-55BVXIT					
		CY62167G18-55ZXI	51-85183	48-pin TSOP I		No	
		CY62167G18-55ZXIT					




Ordering Code Definitions





Package Diagrams

Figure 15. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150




NOTE: PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H



Package Diagrams (continued)

Figure 16. 48-pin TSOP I (18.4 × 12 × 1.2 mm) Package Outline, 51-85183



SYMBOL	DIMENSIONS				
STIVIBOL	MIN.	NOM.	MAX.		
Α	_	_	1.20		
A1	0.05	_	0.15		
A2	0.95	1.00	1.05		
b1	0.17	0.20	0.23		
b	0.17	0.22	0.27		
c1	0.10	_	0.16		
С	0.10	_	0.21		
D	20	.00 BAS	SIC		
D1	18	.40 BAS	SIC		
E	12	.00 BAS	SIC		
е	0.	50 BAS	IC		
L	0.50	0.60	0.70		
θ	0°	_	8		
R	0.08	_	0.20		
N		48			

NOTES	
-------	--

1. DIMENSIONS ARE IN MILLIMETERS (mm).

YEAR PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

TO BE DETERMINED AT THE SEATING PLANE [-C-]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

Ď DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 *F



Acronyms

Acronym	Description				
BHE	Byte High Enable				
BLE	Byte Low Enable				
CE	Chip Enable				
CMOS	Complementary metal oxide semiconductor				
I/O	Input/output				
OE	Output Enable				
SRAM	Static random access memory				
TSOP	Thin small outline package				
VFBGA	Very fine-pitch ball grid array				
WE	Write Enable				

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*M	4791835	NILE	06/15/2015	Changed status from Preliminary to Final.
'N	5027105	NILE	11/25/2015	Updated DC Electrical Characteristics: Changed minimum value of V_{OH} parameter from 2.2 V to 2.4 V corresponding to Operating Range "2.7 V to 3.6 V" and Test Condition " V_{CC} = Min, I_{OH} = -1.0 mA".
*O	5439177	VINI	09/16/2016	Updated DC Electrical Characteristics: Changed minimum value of V _{IH} parameter from 2.0 V to 1.8 V corresponding to Operating Range "2.2 V to 2.7 V". Updated Note 9 (Replaced 2 ns with 20 ns). Updated Ordering Information: Updated part numbers. Updated Ordering Code Definitions. Updated to new template.
P	5751153	VINI	05/26/2017	Updated Package Diagrams: spec 51-85183 – Changed revision from *D to *F. Updated to new template. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2012–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any licensee under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is provided.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-81537 Rev. *P Revised May 26, 2017 Page 23 of 23