# Intel<sup>®</sup> Wireless Flash Memory (W18 SCSP)

32-Mbit W18 + 8-Mbit SRAM (38F1020W0YTQ0, 38F1020W0YBQ0)

### Datasheet

### **Product Features**

#### Flash Architecture

- Flexible, Multi-Partition, Dual-Operation: Read-While-Write / Read-While-Erase
- 8 Partitions, 4 Mbits each
- 7 Main Partitions, 8 Main Blocks each -1 Parameter Partition, 8 Parameter + 7 Main Blocks
- 32-KWord Main Blocks, 4-KWord Parameter Blocks
- Top and Bottom Parameter Configuration

#### Flash Performance

- 65 ns Initial Access Speed
- 25 ns Page-Mode Read Speed; 4-Word Page
- -14 ns Burst-Mode Read Speed
- 4-, 8-, 16- or Continuous-Word Burst Modes Burst- and Page-Mode Reads in Parameter and Main Partitions
- Burst Suspend
- Burst-Mode Reads can Traverse Partition Boundaries
- Programmable WAIT Polarity
- -Enhanced Factory Programming: 3.1 µs/ Word (typ)
- Flash Data Protection
  - Absolute Protection with VPP and WP# - Individual Dynamic Zero-Latency Block Locking
  - -Individual Block Lock-Down
  - -Erase/Program Lockout during Power
  - Transitions

#### Flash Protection Register

- -64 Unique Device Identifier Bits
- 64 User-Programmable OTP Bits

- Flash Automation Suspend Operations - Erase Suspend to Program or Read

  - -Program Suspend to Read
  - 5 µs (typ) Program/Erase Suspend Latency
- Flash Software
  - Intel<sup>®</sup> Flash Data Integrator (Intel<sup>®</sup> FDI) Optimized
  - -Common Flash Interface (CFI)
- SCSP Architecture
  - 32-Mbit Flash die + 8-Mbit SRAM die
  - Reduces Board Space Requirement
  - -Simplifies PCB Design Complexity
  - Easy Migration to Future SCSP Devices
- SCSP Voltage -1.7 V to 1.95 V V<sub>CC</sub>/V<sub>CCO</sub> and S-V<sub>CC</sub>
- SCSP Packaging 0.8 mm Ball-Pitch Intel® SCSP
  - Area: 8x10 mm, Height: 1.2 mm max
  - 88-Ball (8 x 10 Matrix): 80 Active Balls with 2 Support Balls at Each Corner
- SRAM Architecture and Performance -70 ns Access Time -Low-Voltage Data Retention Mode
- Flash Quality and Reliability
  - Extended Temperature: -25 °Č to +85 °C -Minimum 100,000 Block Erase Cycles -Intel<sup>®</sup> 0.13 µm ETOX<sup>TM</sup> VIII Process

  - Technology

By stacking the Intel<sup>®</sup> Wireless Flash Memory (W18) device in combination with a low-power 8-Mbit SRAM device, a versatile and compact Stacked Chip Scale Package (SCSP) provides a solution for high-performance, low-power, board-constrained memory applications. This datasheet describes the key features of this 32-Mbit W18 + 8-Mbit SRAM combination device. Refer to the latest revision of the Intel<sup>®</sup> Wireless Flash Memory (W18) Datasheet (order number 290701) for flash device details not provided in this document.

Notice: This document contains information available at the time of its release. The specifications are subject to change without notice. Verify with your local Intel sales office that you have the latest datasheet before finalizing a design.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The 38F1020W0YTQ0 device may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Copyright © Intel Corporation, 2004.

\*Other names and brands may be claimed as the property of others.

# int<sub>el</sub>。 Contents

1.0	Introdu	ction5
	1.1 1.2	Nomenclature   5     Conventions   5
2.0	Functio	onal Overview
	2.1	Block Diagram
3.0	Packag	e Information7
	3.1	88-Ball Mechanical Specification7
4.0	Ballout	and Signal Description
	4.1	Signal Descriptions10
5.0	Maxim	um Ratings and Operating Conditions12
	5.1 5.2 5.3	Absolute Maximum Ratings
6.0	Electric	cal Specifications
	6.1	DC Characteristics
7.0	AC Cha	aracteristics
	7.1 7.2	Flash AC Characteristics    15      SRAM AC Characteristics    15
8.0	Power	and Reset Specifications18
9.0	Device	Operation
10.0	Flash F	Read Operations
11.0	Flash F	Program Operations
12.0	Flash F	Program and Erase Operations
13.0	Flash S	Security Modes
14.0	Flash S	Set Configuration Register
Appendix A	Write	State Machine
11		10n Flash Interface
11		ional Information
Appendix D	Order	ring Information



# **Revision History**

Date of Revision	Version	Description
2/12/03	-001	Original SCSP release.
9/03	-002	Added number column to flash and RAM AC tables and updated title.
5/04	-002	Reformated the datasheet according to the new layout.

### 1.0 Introduction

This document contains information pertaining to the Intel<sup>®</sup> Wireless Flash Memory (W18 SCSP); 32-Mbit W18 + 8-Mbit SRAM SCSP device (38F1020W0YTQ0 and 38F1020W0YBQ0). The intent of this datasheet is to provide information about this SCSP device where it may differ from the discrete Intel<sup>®</sup> Wireless Flash memory (W18) device. Refer to the *Intel<sup>®</sup> Wireless Flash Memory (W18) Datasheet* (order number 290701) for information not provided by this document.

### 1.1 Nomenclature

0x	Hexadecimal prefix
k	1000
М	1,000,000
Byte	8 bits
Word	16 bits
Kword	1024 words
Mbits	1,048,576 bits
SCSP	Stacked Chip Scale Package

### 1.2 Conventions

**Device:** Term used interchangeably throughout this document to denote either a particular die or both die in the package.

**VCC or VPP vs.**  $V_{CC}$  or  $V_{PP}$ : When the reference is to signal or package connection name, the notation will be VCC or VPP. When the reference is to timing or level, the notation will be subscripted (e.g.,  $V_{CC}$  or  $V_{PP}$ ).

R-OE#, R-LB#, R-UB#, R-WE#: Used to identify OE#, LB#, UB#, WE#, RAM signals.



### 2.0 Functional Overview

This section provides an overview of the features of the 38F1020W0YTQ0 and 38F1020W0YBQ0 devices.

The 38F1020W0YTQ0 and 38F1020W0YBQ0 devices combine one flash and one SRAM die into a single package. Please refer to the discrete W18 datasheet for a complete overview of the flash product features.

### 2.1 Block Diagram

Figure 1 contains the block diagram of the 38F1020W0YTQ0 and 38F1020W0YBQ0 devices. Refer to Table 1, "Signal Descriptions" on page 10 for a description of each signal shown.

#### Figure 1. Block Diagram



# 3.0 Package Information

3.1 88-Ball Mechanical Specification

Figure 2. 88-Ball Mechanical Specification



# 4.0 Ballout and Signal Description

The 38F1020W0YTQ0 and 38F1020W0YBQ0 devices are available in an 88-ball SCSP with ball pitch of 0.8 mm. Figure 3 contains the ballout.

Figure 3. 88-Ball SCSP Package Diagram



NOTE: Solid balls are shown as ballout differences between various stacked combinations across the Stacked-CSP Family. See Signal Descriptions for details on the electrical connections applicable to the 38F1020W0YTQ0 or 38F1020W0YBQ0 device.

### 4.1 Signal Descriptions

Table 1 describes the active signals used on the 38F1020W0YTQ0 and 38F1020W0YBQ0 devices.

### Table 1. Signal Descriptions (Sheet 1 of 2)

Symbol	Туре	Name and Function				
		<b>ADDRESS INPUTS:</b> Decodes a specific location for reads or writes, or targets a Flash block for erase. Flash addresses are latched during writes, and for reads when ADV# (or CLK with ADV# low) is issued.				
A[25:0]	Input	A[20:0] decodes a specific location within the 28F320W18 die.				
		A[18:0] decodes a specific location within the 8-Mbit SRAM.				
		A[25:21] is not used in this device and may be treated as RFU.				
	Input/	<b>DATA INPUTS/OUTPUTS:</b> Inputs data for SRAM writes or Flash programming. Flash commands issued during CUI writes are input on D[7:0] only.				
D[15:0]	Output	D[15:0] outputs device memory contents or Flash ID codes. Flash SRD is read on D[7:0] only. D[15:0] are floated when the device is deselected or the outputs are disabled. Flash I/Os D[15:8, 6:0] are floated when the Flash WSM is busy.				
CE#1, CE#2	Input	<b>FLASH CHIP ENABLE:</b> CE#1-low selects the Flash component. When asserted, the Flash internal control logic, input buffers, decoders, and sense amplifiers are activated. When deasserted, the Flash die is deselected, power levels reduce to standby, and data and WAIT outputs are placed in high-Z state.				
		E#2 is not used in this device and may be treated as RFU.				
S-CS1#, S-CS2	Input	<b>SRAM CHIP SELECTS:</b> Activates the SRAM internal control logic, input buffers, decoders, and sense amplifiers. When either are deasserted (S-CS1# = V <sub>IH</sub> or S-CS2 = V <sub>IL</sub> ), the SRAM is deselected and its power reduces to standby levels.				
RST#	Input	<b>FLASH RESET:</b> RST#-low resets Flash internal circuitry and inhibits write operations. This function may be employed to provide data protection during pow transitions. After exiting the reset state (RST# returned to logic-high), the selecter Flash die resumes operation in asynchronous read-array mode.				
OE#1, OE#2	Input	FLASH OUTPUT ENABLE: OE#1-low activates device output through the Flash data buffers during a Flash read cycle. When deasserted, the Flash outputs tri-state to high-Z. OE#2 is not used in this device and may be treated as RFU.				
R-OE#	Input	<b>SRAM OUTPUT ENABLE:</b> R-OE#-low activates device output through the SRAM data buffers during a SRAM read cycle. When deasserted, the SRAM outputs tristate to high-Z.				
WE#	Input	<b>FLASH WRITE ENABLE:</b> WE# controls writes to the selected Flash die. WE#-low allows input to the Flash CUI, array, PR/PLR, RCR, or block lock bits. Addresses and data are latched on this signal's rising edge.				
R-WE#	Input	SRAM WRITE ENABLE: R-WE#-low allows writes to the SRAM array.				
R-UB#, R-LB#	Input	<b>SRAM UPPER / LOWER BYTE ENABLES:</b> R-UB#-low enables the SRAM high- order bytes (D[15:8]). R-LB#-low enables the SRAM low-order bytes (D[7:0]).				
ADV#	Input	<b>FLASH ADDRESS VALID:</b> During synchronous reads, Flash addresses are latched on the ADV# rising edge or on a CLK transition with ADV# low. For asynchronous reads, ADV# can be driven high to latch an address or it can be held low throughout the read cycle.				
CLK	Input	<b>FLASH CLOCK:</b> CLK synchronizes the Flash device to the system bus frequency. Used only for burst reads, CLK increments the internal address generator within the Flash device. Externally-applied addresses are latched by the Flash device via a CLK transition if ADV# is asserted low.				
WAIT	Output	<b>FLASH WAIT:</b> Indicates that Flash D <sub>OUT</sub> is not yet valid. Used only for synchronous reads. WAIT is high-Z whenever CE#1 is deasserted, but is not gated by OE#1.				

### Table 1. Signal Descriptions (Sheet 2 of 2)

Symbol	Туре	Name and Function
WP#	Input	<b>FLASH WRITE PROTECT:</b> Enables/disables the Flash lock-down mechanism. WP#-low secures locked-down blocks from software unlock attempts. WP#-high overrides the lock-down function, thus allowing system software to unlock locked- down blocks.
		<b>FLASH PROGRAM/ERASE SUPPLY:</b> Hardware program and erase protection. A valid voltage level allows program or erase; memory contents cannot be altered when $V_{PP}$ is at or below the $V_{PP}$ lockout voltage ( $V_{PPLK}$ ).
VPP	Power	Program or erase at invalid V <sub>PP</sub> voltages should not be attempted. Set V <sub>PP</sub> = V <sub>CC</sub> for in-system read, program and erase operations. V <sub>PP</sub> must remain above V <sub>PP1MIN</sub> for in-system program or erase operations.
		$V_{\rm PP2}$ can be applied to main blocks for 1000 cycles maximum and to parameter blocks for 2500 cycles. $V_{\rm PP}$ can be $V_{\rm PP2}$ for cumulative total, not to exceed 80 hours maximum. Extended use of $V_{\rm PP}$ at $V_{\rm PP2}$ may reduce block cycling capability.
VCC	Power	FLASH POWER SUPPLY: Supplies power to the Flash core.
S-VCC	Power	SRAM POWER SUPPLY: Supplies power for SRAM operations.
VSS	Power	GROUND: Do not float any VSS connection.
RFU	_	<b>RESERVED for FUTURE USE:</b> RFU locations are NC (no connect) on this product. Contact Intel regarding their future use.
DU	—	DO NOT USE: Do not drive, leave disconnected.



### 5.0 Maximum Ratings and Operating Conditions

### 5.1 Absolute Maximum Ratings

Absolute maximum ratings for the 38F1020W0YTQ0 and 38F1020W0YBQ0 devices are shown in Table 2.

*Warning:* Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTICE: This document contains information available at the time of its release. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

#### Table 2. Absolute Maximum Ratings

Parameter	Maximun	n Ratings	Unit	Notes	
	Min	Max	Unit	Notes	
Temperature under Bias Expanded	-25	+85	°C		
Storage Temperature	-65	+125	°C		
Voltage On Any Signal (except V <sub>CC</sub> , V <sub>CCQ</sub> , V <sub>PP</sub> and S-V <sub>CC</sub> )	-0.5	+2.45	V	1	
V <sub>CC</sub> Voltage	-0.2	+2.45	V	1	
V <sub>CCQ</sub> and S-V <sub>CC</sub> Voltage	-0.2	+2.45	V	1	
V <sub>PP</sub> Voltage	-0.2	+14	V	1,2	
Output Short Circuit Current	_	100	mA	3	

NOTES:

1. Specified voltages are with respect to  $V_{SS}$ . Minimum DC voltage is -0.5 V on inputs and I/Os, and

-0.2 V on V<sub>CC</sub>, V<sub>CCQ</sub>, V<sub>PP</sub> and S-V<sub>CC</sub> supplies. During transitions, this level may undershoot to -2.0 V for periods < 20 ns. During transitions, the maximum DC voltage level may overshoot to V<sub>CC</sub> + 2.0 V for periods < 20 ns.

 V<sub>PP</sub> program voltage is normally V<sub>PP1</sub>. Maximum DC voltage on V<sub>PP</sub> may overshoot to +14 V for periods < 20 ns. V<sub>PP</sub> can be V<sub>PP2</sub> for 1000 erase cycles on main blocks, 2500 cycles on parameter blocks.

3. Output shorted for no more than one second. No more than one output shorted at a time.

### 5.2 **Operating Conditions**

### Table 3. Temperature and Voltage Operating Conditions

Symbol	Parameter	Min	Max	Unit	Test Condition
T <sub>A</sub>	Operating Temperature	-25	+85	°C	Ambient Temperature
V <sub>CC</sub>	Flash Supply Voltage	1.7	1.95	V	
V <sub>CCQ</sub>	Flash I/O Voltage	1.7	1.95	V	
V <sub>PP1</sub>	Flash Program Logic Level	0.9	1.95	V	
V <sub>PP2</sub>	Flash Factory Program Voltage	11.4	12.6	V	
S-V <sub>CC</sub>	SRAM Supply Voltage	1.7	1.95	V	

### 5.3 Capacitance

### Table 4. Capacitance

Symbol	Parameter	Тур	Max	Unit	Condition
C <sub>IN</sub>	Input Capacitance, Flash (CE#1, OE#1, WE#, RST#, WP#, ADV#, CLK, A[20:19])	6	8	pF	V <sub>IN</sub> = 0.0 V
C <sub>IN</sub>	Input Capacitance, SRAM (S-CS#1, S-CS2, R-OE#, R-WE#, R-UB#, R- LB#)	10	10	pF	V <sub>IN</sub> = 0.0 V
C <sub>IN</sub>	Input Capacitance, Flash and SRAM (A[18:0])	16	18	pF	V <sub>IN</sub> = 0.0 V
C <sub>OUT</sub>	Output Capacitance, Flash and SRAM (D[15:0])	18	22	pF	V <sub>OUT</sub> = 0.0 V
C <sub>OUT</sub>	Output Capacitance, Flash (WAIT)	8	12	pF	V <sub>OUT</sub> = 0.0 V

**NOTE:** Sampled, not 100% tested. T<sub>A</sub> = +25 °C, f = 1 MHz.

# 6.0 Electrical Specifications

### 6.1 DC Characteristics

Refer to the discrete W18 Datasheet for flash DC current parameters and DC voltage information.

#### Table 5. SRAM DC Characteristics

Description	Design for the second sec	Tot Occurrence	1.8 V				
Parameter	Description	Test Conditions				Max	Unit
V <sub>cc</sub>	Voltage Range		1.7	1.95	V		
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		1.0	_	V		
I <sub>CC</sub>	Operating Current at min cycle time	I <sub>IO</sub> = 0 mA	-	35	mA		
I <sub>CC2</sub>	Operating Current at max cycle time (1us) I <sub>IO</sub> = 0 mA		-	6	mA		
I <sub>SB</sub>	Standby Current	S-CS1#>= S-V <sub>CC</sub> -0.2V or S-CS2<= V <sub>ss</sub> +0.2V Address/Data toggling at minimum cycle time	_	20	μΑ		
I <sub>DR</sub>	Current in Data1.8 V SRAM:Retention modeS-V <sub>CC</sub> = 1.0 V		_	10	μA		
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100uA	S-V <sub>CC</sub> - 0.15	-	V		
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 100uA, V <sub>CCMIN</sub>	-0.1	0.2	V		
V <sub>IH</sub>	Input HIGH Voltage		S-V <sub>CC</sub> - 0.4	S-V <sub>CC</sub> + 0.2	V		
V <sub>IL</sub>	Input LOW Voltage		-0.2	0.4	V		
I <sub>ОН</sub>	Output HIGH Current		-	-	mA		
I <sub>OL</sub>	Output LOW Current		-	-	mA		
*I <sub>IL</sub>	Input Leakage Current	-0.2 <vin<s-v<sub>CC+0.2 V</vin<s-v<sub>	-1	+1	μA		
*I <sub>LDR</sub>	Input Leakage Current in Data Retention Mode	-0.2 <vin<s-v<sub>CC+0.2 V S-V<sub>CC</sub>=V<sub>DR</sub></vin<s-v<sub>	-1	+1	μA		

\* Input leakage currents include Hi-Z output leakage for bi-directional buffers with tri-state outputs.

# 7.0 AC Characteristics

### 7.1 Flash AC Characteristics

Refer to the *Intel<sup>®</sup> Wireless Flash Memory (W18) Datasheet* (order number 290701) for flash AC characteristics details not included in Table 6 below.

### Table 6. Flash AC Read Characteristics

Number	Sym	Parameter	w	Unit		
	Sym	raiametei	Min	Max	Unit	
	Asynchronous Specifications					
R1	t <sub>AVAV</sub>	Read Cycle Time	65		ns	
R2	t <sub>AVQV</sub>	Address to Output Delay		65	ns	
R3	t <sub>ELQV</sub>	CE# Low to Output Delay		65	ns	
	Latching Specifications					
R108	t <sub>APA</sub>	Page Address Access Time		25	ns	

### 7.2 SRAM AC Characteristics

### Table 7. SRAM AC Characteristics—Read Operations

Number	Symbol	Parameter	Min	Max	Unit	Notes
R1	t <sub>RC</sub>	Read Cycle Time	70	_	ns	
R2	t <sub>AA</sub>	Address to Output Delay	-	70	ns	
R3	t <sub>CO1</sub>	S-CS1# to Output Delay	-	70	ns	
R3	t <sub>CO2</sub>	S-CS2 to Output Delay	-	70	ns	
R4	t <sub>OE</sub>	R-OE# to Output Delay	-	35	ns	
R5	t <sub>BA</sub>	R-UB#, R-LB# to Output Delay	-	70	ns	
R6	t <sub>LZ</sub>	S-CS1# or S-CS2 to Output in Low-Z	5	-	ns	1,2
R7	t <sub>OLZ</sub>	R-OE# to Output in Low-Z	0	-	ns	1
R8	t <sub>HZ</sub>	S-CS1# or S-CS2 to Output in High-Z	0	25	ns	1,2,3
R9	t <sub>OHZ</sub>	R-OE# to Output in High-Z	0	25	ns	1,3
R10	t <sub>OH</sub>	Output Hold (from Address, S-CS1#, S-CS2, or R-OE# Change, whichever Occurs First)	0	-	ns	



#### Table 7. SRAM AC Characteristics—Read Operations

Number	Symbol	Parameter	Min	Мах	Unit	Notes
R11	t <sub>BLZ</sub>	R-UB#, R-LB# to Output in Low-Z	0	-	ns	1
R12	t <sub>BHZ</sub>	R-UB#, R-LB# to Output in High-Z	0	25	ns	1

NOTES:

1. Sampled, not 100% tested.

2. At any given temperature and voltage condition, t<sub>HZ</sub> (Max) is less than t<sub>LZ</sub> (Max) for a given device and from device-todevice interconnection.

 Timings of t<sub>HZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

#### Figure 4. SRAM Read Waveform



#### Table 8. SRAM AC Characteristics—Write Operations

Number	Symbol	Parameter	Min	Max	Unit	Notes
W1	t <sub>WC</sub>	Write Cycle Time	70	_	ns	1
W2	t <sub>AS</sub>	Address Setup to R-WE# (S-CS1#) and R-UB#,R-LB# Going Low	0	Ι	ns	3
W3	t <sub>WP</sub>	R-WE# (S-CS1#) Pulse Width	55	-	ns	1
W4	t <sub>DW</sub>	Data to Write Time Overlap	30	-	ns	
W5	t <sub>AW</sub>	Address Setup to R-WE# (S-CS1#) Going High	60	-	ns	
W6	t <sub>CW</sub>	S-CS1# (R-WE#) Setup to R-WE# (S-CS1#) Going High	60	-	ns	2
W7	t <sub>DH</sub>	Data Hold from R-WE# (S-CS1#) High	0	-	ns	

### Table 8. SRAM AC Characteristics—Write Operations

NOTEO						
W9	t <sub>BW</sub>	R-UB#, R-LB# Setup to R-WE# (S-CS1#) Going High	60	Ι	ns	
W8	t <sub>WR</sub>	Write Recovery	0	_	ns	4

NOTES:

A write occurs during the S-CS1# and R-WE# asserted overlap (t<sub>WP</sub>). The write begins with the latest transition of S-CS1# and R-WE# going low (R-UB# and/or R-LB# already asserted). The write ends at the earliest transition of S-CS1# or R-WE# going high.

2.  $t_{CW}$  is measured from S-CS1# going low to the end of a write. 3.  $t_{AS}$  is measured from address valid to the beginning of a write.

4. t<sub>WR</sub> is measured from the end of a write to the address change; t<sub>WR</sub> applied in case a write ends as S-CS1# or R-WE# going high.

### Figure 5. SRAM Write Waveform





### Figure 6. SRAM Data Retention Waveform (S-CS1# Controlled)

#### Figure 7. SRAM Data Retention Waveform (S-CS2 Controlled)



# 8.0 **Power and Reset Specifications**

For detailed information on this section, please reference the *Intel<sup>®</sup> Wireless Flash Memory (W18) Datasheet.* 

# 9.0 Device Operation

Bus operations for the 38F1020W0YTQ0 and 38F1020W0YBQ0 devices involve the control of the flash and SRAM inputs. The flash memory is controlled via chip enable (CE#1) and output enable (OE#1).

Flash and SRAM bus operations are shown in Table 9, "Bus Operations" on page 19.

Refer to the discrete W18 datasheet for complete descriptions of flash modes and commands, and for command bus-cycle definitions and flowcharts that illustrate operational routines.

Device	Mode	RST#	CE#1	OE#1	WE#	ЧРР	WAIT	S-CS1#	S-CS2	R-OE#	R-WE#	R-UB#, R-LB#	D[15:0]	Notes
	Read	Н	L	L	Н	х	Valid/ Driven	v		the in High 7			Flash D <sub>OUT</sub>	1,2,3,5,6
	Write	н	L	н	L	V <sub>PP1</sub> or V <sub>PP2</sub>	Driven	SRAM must be in High-Z					Flash D <sub>IN</sub>	3,4,7
Flash	Output Disable	Н	L	Н	Н	х	Driven			Flash High-Z	5			
	Standby	н	н	х	х	х	High-Z	Any SRAM mode allowed					Flash High-Z	5
	Reset	L	х	х	х	х	High-Z			Flash High-Z	5			
	Read		Flash r	nust be	in Hia	h-7	Note 2	L	н	L	Н	L	SRAM D <sub>OUT</sub>	1,4
	Write		1 103111	nust be	, in Fig	11-2	Note 2	L	н	н	L	L	SRAM D <sub>IN</sub>	4
SRAM	Output Disable						Note 2	L	Н	н	Н	х	SRAM High-Z	5
	Standby		Any Fla	ash moo	de allov	ved	Note 2	H/X	X/L	х	Х	х	SRAM High-Z	5,8
	Data Retention						Note 2	Same as SRAM standby					SRAM High-Z	9

#### Table 9. Bus Operations

NOTES:

1. For asynchronous read operation, both die may be simultaneously selected, but may not simultaneously drive the memory bus. For synchronous burst-mode reads, both die may be simultaneously selected.

2. WAIT is valid during synchronous Flash reads. WAIT is driven if CE#1 is asserted.

3. OE#1 and WE# should never be asserted simultaneously.

4. For SRAM, R-OE#1 and R-WE# should never be asserted simultaneously.

5. X can be  $V_{IL}$  or  $V_{IH}$  for inputs,  $V_{PP1},\,V_{PP2}$  or  $V_{PPLK}$  for  $V_{PP}$ 

6. Flash CFI query and status register accesses use D[7:0] only, all other reads use D[15:0].

7. Refer to W18 datasheet for valid  $\mathsf{D}_{\mathsf{IN}}$  during Flash writes.

8. The SRAM is enabled and/or disabled with the logical function: S-CS1# OR S-CS2.

9. The SRAM can be placed into data retention mode by lowering S-VCC to the V<sub>DR</sub> limit when in standby mode.



# **10.0** Flash Read Operations

For detailed information on this section, please reference the *Intel<sup>®</sup> Wireless Flash Memory (W18) Datasheet.* 

### 11.0 Flash Program Operations

For detailed information on this section, please reference the *Intel<sup>®</sup> Wireless Flash Memory (W18) Datasheet.* 

### 12.0 Flash Program and Erase Operations

For detailed information on this section, please reference the *Intel<sup>®</sup> Wireless Flash Memory (W18) Datasheet.* 

### 13.0 Flash Security Modes

For detailed information on this section, please reference the *Intel<sup>®</sup> Wireless Flash Memory (W18) Datasheet*.

# 14.0 Flash Set Configuration Register

For detailed information on this section, please reference the *Intel<sup>®</sup> Wireless Flash Memory (W18) Datasheet.* 

# **Appendix A Write State Machine**

For detailed information on this section, please reference the *Intel<sup>®</sup> Wireless Flash Memory (W18) Datasheet.* 

## Appendix B Common Flash Interface

For detailed information on this section, please reference the *Intel<sup>®</sup> Wireless Flash Memory (W18) Datasheet*.

# **Appendix C Additional Information**

Order Number	Document
290701	Intel® Wireless Flash Memory (W18) Datasheet
298289	Intel® Wireless Flash Memory (W18) Specification Update
NOTES	·

NOTES:

1. Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.

2. For the most current information on Intel<sup>®</sup> Flash memory products, software and tools, visit our website at http://developer.intel.com/design/flash.

# **Appendix D** Ordering Information

### Figure 8. Ordering Information

