# **1-Bit Dual-Supply Non-Inverting Level** Translator

The NLSV1T34 is a 1-bit configurable dual-supply voltage level translator. The input An and output Bn ports are designed to track two different power supply rails, V<sub>CCA</sub> and V<sub>CCB</sub> respectively. Both supply rails are configurable from 0.9 V to 4.5 V allowing universal low-voltage translation from the input A<sub>n</sub> to the output B<sub>n</sub> port.

### Features

- Wide V<sub>CCA</sub> and V<sub>CCB</sub> Operating Range: 0.9 V to 4.5 V
- High-Speed w/ Balanced Propagation Delay
- Inputs and Outputs have OVT Protection to 4.5 V
- Non-preferential V<sub>CCA</sub> and V<sub>CCB</sub> Sequencing
- Power-Off Protection
- Power-Off High Impedance Inputs and Outputs
- Ultra–Small Packaging: 1.45 mm x 1.0 mm ULLGA6
  - 2.0 mm x 2.1 mm SC-88A 1.2 mm x 1.0 mm UDFN6 1.45 mm x 1.0 mm UDFN6
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb-Free Devices

### **Typical Applications**

• Mobile Phones, PDAs, Other Portable Devices

### Important Information

• ESD Protection for All Pins: HBM (Human Body Model) > 3000 V



Figure 1. Logic Diagram



# **ON Semiconductor®**

www.onsemi.com

			ARKING Agrams
1	UDFN6 MU SUFF CASE 517/		Ω M ●
	UDFN6 MU SUFF CASE 517/		● <sup>A M</sup>
1	ULLGA6 MX1 SUFF CASE 613/	'IX	QM o
1	SC-88A (SOT-353/SC DF SUFFI CASE 419	C–70) X	5 □ □  ≤ QM• ₀ • 1 □ □ □
*Date Coo	Q, A = Device M = Date C = Pb-Fri e: Microdot may b de orientation an ig upon manufac	Code* ee Packag oe in either d/or positio	location) on may vary
	PIN ASSIG	NMENT	
V <sub>CCA</sub> 1 A 2 GND 3	6 V <sub>ССВ</sub> V 5 NC 4 B G	CCA 1 A 2 IND 3	5 V <sub>CCB</sub>
	6/UDFN6 view)		-88A View)

### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

### **PIN ASSIGNMENT**

PIN	FUNCTION
V <sub>CCA</sub>	Input Port DC Power Supply
V <sub>CCB</sub>	Output Port DC Power Supply
GND	Ground
А	Input Port
В	Output Port

### TRUTH TABLE

INPUTS	OUTPUTS
А	В
L	L
Н	Н

### MAXIMUM RATINGS

Symbol	Rating		Value	Condition	Unit
V <sub>CCA</sub> , V <sub>CCB</sub>	DC Supply Voltage		-0.5 to +5.5		V
VI	DC Input Voltage	А	-0.5 to +5.5		V
Vo	DC Output Voltage (Power Down)	В	-0.5 to +5.5	$V_{CCA} = V_{CCB} = 0$	V
	(Active Mode)	В	-0.5 to +5.5		V
I <sub>IK</sub>	DC Input Diode Current		-20	V <sub>I</sub> < GND	mA
I <sub>ОК</sub>	DC Output Diode Current		-50	V <sub>O</sub> < GND	mA
Ι <sub>Ο</sub>	DC Output Source/Sink Current		±50		mA
I <sub>CCA</sub> , I <sub>CCB</sub>	DC Supply Current Per Supply Pin		±100		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin		±100		mA
T <sub>STG</sub>	Storage Temperature		–65 to +150		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit	
$V_{CCA}, V_{CCB}$	Positive DC Supply Voltage		0.9	4.5	V
VI	Bus Input Voltage		GND	4.5	V
V <sub>IO</sub>	Bus Output Voltage (Power Down Mode)	В	GND	4.5	V
	(Active Mode)	В	GND	V <sub>CCB</sub>	V
T <sub>A</sub>	Operating Temperature Range		-40	+85	°C
$\Delta t$ / $\Delta V$	Input Transition Rise or Rate V <sub>I</sub> , from 30% to 70% of V <sub>CC</sub> ; V <sub>CC</sub> = 3.3 V $\pm 0.3$ V		0	10	nS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

					-40°C te	⊳ +85°C	
Symbol	Parameter	Test Conditions	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min	Max	Uni
VIH	Input HIGH Voltage		3.6 – 4.5	0.9 - 4.5	2.2	-	V
			2.7 – 3.6		2.0	-	1
			2.3 – 2.7		1.6	-	1
			1.4 – 2.3		0.65 * V <sub>CCA</sub>	-	1
			0.9 – 1.4		0.9 * V <sub>CCA</sub>	-	1
V <sub>IL</sub>	Input LOW Voltage		3.6 - 4.5	0.9 - 4.5	-	0.8	V
			2.7 – 3.6		-	0.8	1
			2.3 – 2.7		-	0.7	1
			1.4 – 2.3		-	0.35 * V <sub>CCA</sub>	1
			0.9 – 1.4		-	0.1 * V <sub>CCA</sub>	1
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA; V <sub>I</sub> = V <sub>IH</sub>	0.9 - 4.5	0.9 – 4.5	V <sub>CCB</sub> - 0.2	-	V
		$I_{OH}$ = -0.5 mA; $V_I$ = $V_{IH}$	0.9	0.9	0.75 * V <sub>CCB</sub>	-	1
		$I_{OH} = -2 \text{ mA}; \text{ V}_{I} = \text{V}_{IH}$	1.4	1.4	1.05	-	1
		$I_{OH} = -6 \text{ mA}; \text{ V}_{I} = \text{V}_{IH}$	1.65	1.65	1.25	-	1
			2.3	2.3	2.0	-	1
		$I_{OH} = -12 \text{ mA}; \text{ V}_{I} = \text{V}_{IH}$	2.3	2.3	1.8	-	1
			2.7	2.7	2.2	-	1
		I <sub>OH</sub> = -18 mA; V <sub>I</sub> = V <sub>IH</sub>	2.3	2.3	1.7	-	1
			3.0	3.0	2.4	-	1
		$I_{OH}$ = -24 mA; $V_{I}$ = $V_{IH}$	3.0	3.0	2.2	-	1
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA; V <sub>I</sub> = V <sub>IL</sub>	0.9 - 4.5	0.9 – 4.5	-	0.2	V
		$I_{OL}$ = 0.5 mA; $V_I$ = $V_{IH}$	1.1	1.1	-	0.3	1
		$I_{OL} = 2 \text{ mA}; V_I = V_{IH}$	1.4	1.4	-	0.35	1
		$I_{OL} = 6 \text{ mA}; V_I = V_{IL}$	1.65	1.65	-	0.3	1
		$I_{OL}$ = 12 mA; $V_I = V_{IL}$	2.3	2.3	-	0.4	1
			2.7	2.7	-	0.4	1
		$I_{OL}$ = 18 mA; $V_I$ = $V_{IL}$	2.3	2.3	-	0.6	1
			3.0	3.0	-	0.4	1
		$I_{OL}$ = 24 mA; $V_I$ = $V_{IL}$	3.0	3.0	-	0.55	1
I <sub>I</sub>	Input Leakage Current	$V_I = V_{CCA}$ or GND	0.9 - 4.5	0.9 - 4.5	-1.0	1.0	μA
I <sub>CCA</sub>	Quiescent Supply Current		0.9 - 4.5	0.9 – 4.5	-	2.0	μA
I <sub>CCB</sub>	Quiescent Supply Current		0.9 - 4.5	0.9 – 4.5	-	2.0	μA
<sub>CA</sub> + I <sub>CCB</sub>	Quiescent Supply Current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CCA} \text{ or } GND; \\ I_{O} = 0, \ V_{CCA} = V_{CCB} \end{array}$	0.9 - 4.5	0.9 – 4.5	-	4.0	μA
I <sub>OFF</sub>	Power OFF Leakage Current	V <sub>1</sub> = 4.5 V	0	0	-	5.0	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

### TOTAL STATIC POWER CONSUMPTION (I<sub>CCA</sub> + I<sub>CCB</sub>)

					–40°C t	o +85°C					
					Vcc	<sub>в</sub> (V)					
	4	.5	3	.3	2	.8	1	.8	0	.9	
V <sub>CCA</sub> (V)	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
4.5		2		2		2		2		< 1.5	μΑ
3.3		2		2		2		2		< 1.5	μA
2.8		< 2		< 1		< 1		< 0.5		< 0.5	μΑ
1.8		< 1		< 1		< 0.5		< 0.5		< 0.5	μA
0.9		< 0.5		< 0.5		< 0.5		< 0.5		< 0.5	μA

NOTE: Connect ground before applying supply voltage V<sub>CCA</sub> or V<sub>CCB</sub>. This device is designed with the feature that the power-up sequence of V<sub>CCA</sub> and V<sub>CCB</sub> will not damage the IC.

### **AC ELECTRICAL CHARACTERISTICS**

							–40°C t	o +85°C					
				V <sub>CCB</sub> (V)									
			4	.5	3	.3	2	.8	1	.8	1	.2	
Symbol	Parameter	V <sub>CCA</sub> (V)	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub> ,	Propagation	4.5		1.6		1.8		2.0		2.1		2.3	nS
t <sub>PHL</sub> (Note 1)	Delay,	3.3		1.7		1.9		2.1		2.3		2.6	l
(1010-1)	A to B	2.8		1.9		2.1		2.3		2.5		2.8	
		1.8		2.1		2.4		2.5		2.7		3.0	l
		1.2		2.4		2.7		2.8		3.0		3.3	

1. Propagation delays defined per Figure 2.

### CAPACITANCE

Symbol	Parameter	Test Conditions	Typ (Note 2)	Unit
C <sub>I/O</sub>	I/O Pin Input Capacitance	$V_{CCA}$ = $V_{CCB}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CCA/B}$	5.0	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CCA}$ = $V_{CCB}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CCA},f$ = 10 MHz	5.0	pF

2. Typical values are at  $T_A = +25^{\circ}C$ . 3.  $C_{PD}$  is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from:  $I_{CC(operating)} \cong C_{PD} \times V_{CC} \times f_{IN}$  where  $I_{CC} = I_{CCA} + I_{CCB}$ .



Figure 2. AC (Propagation Delay) Test Circuit





Waveform 1 – Propagation Delays

 $t_{R}$  =  $t_{F}$  = 2.0 ns, 10% to 90%; f = 1 MHz;  $t_{W}$  = 500 ns

#### Figure 3. AC (Propagation Delay) Test Circuit Waveforms

	V <sub>cc</sub>
Symbol	0.9 V – 4.5 V
V <sub>mA</sub>	V <sub>CCA</sub> /2
V <sub>mB</sub>	V <sub>CCB</sub> /2

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NLSV1T34MUTBG	UDFN6, 1.2 x 1.0, 0.4P (Pb–Free)	3000 / Tape & Reel
NLSV1T34AMUTCG	UDFN6, 1.45 x 1.0, 0.5P (Pb–Free)	3000 / Tape & Reel
NLSV1T34AMX1TCG	ULLGA6 (Pb-Free)	3000 / Tape & Reel
NLSV1T34DFT2G	SC-88A	3000 / Tape & Reel
NLVSV1T34DFT2G*	(Pb-Free)	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

### PACKAGE DIMENSIONS

SC-88A (SC-70-5/SOT-353) CASE 419A-02 ISSUE L



Ċ

н



NOTES:

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. 419A-01 OBSOLETE. NEW STANDARD 419A-02. 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	INC	HES	MILLIM	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.071	0.087	1.80	2.20	
В	0.045	0.053	1.15	1.35	
С	0.031	0.043	0.80	1.10	
D	0.004	0.012	0.10	0.30	
G	0.026	BSC	0.65 BSC		
Н		0.004		0.10	
ſ	0.004	0.010	0.10	0.25	
Κ	0.004	0.012	0.10	0.30	
Ν	0.008	REF	0.20 REF		
s	0.079	0.087	2.00	2.20	

SOLDER FOOTPRINT



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### PACKAGE DIMENSIONS

UDFN6, 1.2x1.0, 0.4P CASE 517AA ISSUE D



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### PACKAGE DIMENSIONS

UDFN6, 1.45x1.0, 0.5P CASE 517AQ ISSUE O



#### PACKAGE DIMENSIONS

ULLGA6 1.45x1.0, 0.5P CASE 613AF **ISSUE A** 



NOTES:

- DIED.
  DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSION & APPLIES TO PLATED TERMINAL
- AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
- A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS	
DIM	MIN	MAX
Α		0.40
A1	0.00	0.05
b	0.15	0.25
D	1.45 BSC	
E	1.00 BSC	
е	0.50 BSC	
L	0.25	0.35
L1	0.30	0.40

#### **MOUNTING FOOTPRINT** SOLDERMASK DEFINED\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MiniGate is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and the unage are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and evaponees and reasonable attraction does out of directive any deim of expression inverted expression and the experient of evaponets on the directive and evaponets on the organization and evaponets on the organization in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unautho expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even is such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative