
SDLS201A - DECEMBER 1983 - REVISED APRIL 2004

- Two independent VCOs in a 16-Pin Package
- Output Frequency Set by Single External Component: Capacitor for Fixed- or Variable-Frequency Operation
- Separate Supply Voltage Pins for Isolation of Frequency Control Inputs and Oscillators from Output Circuitry
- Highly Stable Operation over Specified Temperature and/or Supply Voltage Ranges
- Frequency Spectrum . . . 1 Hz to 60 MHz

description

The 'S124 features two independent voltagecontrolled oscillators (VCO) in a single monolithic chip. The output frequency of each VCO is established by an external capacitor in combination with two voltage-sensitive inputs, one for frequency range and one for frequency control. These inputs can be used to vary the output frequency as shown under typical characteristics. These highly stable oscillators can be set to operate at any frequency typically between 0.12 hertz and 85 megahertz. 1

·



NC - No internal connection

While the enable input is low, the output is enabled. While the enable input is high, the output is high.

These devices can operate from a single 5-volt supply. However, one set of supply-voltage and ground pins (V_{CC} and GND) is provided for the enable, synchronization-gating, and output sections, and a separate set (\bigcirc V_{CC} and \bigcirc GND) is provided for the oscillator and associated frequency-control circuits so that effective isolation can be accomplished in the system.

The enable input of these devices starts or stops the output pulses when it is low or high, respectively. The internal oscillator of the 'S124 is started and stopped by the enable input. The enable input is one standard load; it and the buffered output operate at standard Schottky-clamped TTL levels.

The pulse synchronization-gating section ensures that the first output pulse is neither clipped nor extended. Duty cycle of the square-wave output is fixed at approximately 50 percent.

The SN54S124 is characterized for operation over the full military temperature range of -55° C to 125° C; the SN74S124 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated

SDLS201A - DECEMBER 1983 - REVISED APRIL 2004


logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (See Notes 1 and 2)	1
Input voltage	/
Operating free-air temperature range: SN54S124	2
SN74S124 0°C to 70°C	2
Storage temperature range	2

NOTES: 1. Voltage values are with respect to the appropriate ground terminal.

Throughout this data sheet, the symbol V_{CC} is used for the voltage applied to both the V_{CC} and OV_{CC} terminals, unless other wise noted.



SDLS201A - DECEMBER 1983 - REVISED APRIL 2004

recommended operating conditions

	S	SN54S124			SN74S124			
	MIN	NOM MAX		MIN	NOM	MAX	UNIT	
Supply voltage, VCC (see Note 1)	4.5	5	5.5	4.75	5	6.25	V	
Input voltage at frequency control or range input, VI(freq) or VI(rng)	1		5	1		5	V	
High-level output current, I _{OH}			-1			-1	mA	
Low-level output current, IOL			20			20	mA	
Output frequency (enabled), fo	1			1			Hz	
Output frequency (enabled), 10			60			60	MHz	
Operating free-air temperature, T _A	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIO	MIN	түр‡	MAX	UNIT	
ViH	High-level input voltage at ena	ble			2			V
VIL	Low-level input voltage at ena	ble					0.8	V
VIK	Input clamp voltage at enable		$V_{CC} = MIN$, $I_{I} = -18 \text{ mA}$				-1.2	V
Neu	High lough gut gut voltage		Vcc = MIN, V1H = 2 V,	SN545'	2.5	3.4		v
YOH	High-level output voltage		¹ OH = -1 mA	SN 745'	2.7	3.4		
Vol	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V, I _{OL} = 20 mA	, 			0.5	v
1	Input current	Freq control or range	V _{CC} = MAX	$\frac{V_{1} = 5 V}{V_{1} = 1 V}$		10 1	50 15	μA
4	Input current at maximum input voltage	Enable	V _{CC} = MAX, V ₁ = 5.5 V				1	mА
ЧН	High-level input current	Enable	V _{CC} = MAX, V ₁ = 2.7 V				50	μA
IIL.	Low-level input current	Enable	V _{CC} = MAX, V ₁ = 0.5 V		1		-2	mA
los	Short-circuit output current §	····	V _{CC} = MAX		-40		-100	mΑ
	Supply current, total into		V _{CC} = MAX, See Note 3			105	150	
lcc	VCC and O VCC	$V_{CC} = MAX, T_A = 125°C,$ See Note 3	W package only	ļ		110	mA	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡All typical values are at V_{CC} = 5 V. T_A = 25°C. [§]Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. NOTE 3: I_{CC} is measured with the outputs disabled and open.

switching characteristics, VCC = 5 V, RL = 280 Ω , CL = 15 pF, TA = 25°C (see note 4)


	PARAMETER	TI	TEST CONDITIONS				UNIT
4			V {freq} = 4 V, V {rng} = 1 V	60	85		MHz
	Output frequency	C _{ext} = 2 pF	Vi(freg) = 1 V, Vi(rng) = 5 V		40		191112
	Output duty cycle	Cext = 8.3 pF to 500 µF			50%		
™ PHL	Propagation delay time, high-to-low-level output from enable	f ₀ = 1 Hz to 20 MHz			1.4 fo(Hzł		s
	ingento-rownever output from enable	$f_0 > 20 MHz$		70		ns	

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



SDLS201A - DECEMBER 1983 - REVISED APRIL 2004

TYPICAL CHARACTERISTICS






FIGURE 2

NOTE: fo = fn X fo(base)





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	•		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN54S124J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54S124J	Samples
SN74S124D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	S124	Samples
SN74S124N	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74S124N	Samples
SN74S124NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74S124N	Samples
SNJ54S124J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54S124J	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54S124, SN74S124 :

- Catalog : SN74S124
- Military : SN54S124

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



www.ti.com

5-Jan-2022

TUBE



*All	dimensions	are	nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74S124D	D	SOIC	16	40	507	8	3940	4.32
SN74S124N	Ν	PDIP	16	25	506	13.97	11230	4.32
SN74S124N	Ν	PDIP	16	25	506	13.97	11230	4.32
SN74S124NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74S124NE4	N	PDIP	16	25	506	13.97	11230	4.32

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated