

## Z8051 Series 8-Bit Microcontrollers

## Z51F6412

## **Product Specification**

PS030302-0212

PRELIMINARY



Copyright ©2012 Zilog<sup>®</sup>, Inc. All rights reserved. www.zilog.com



#### Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

#### LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

#### As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

#### **Document Disclaimer**

©2012 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8051 is a trademark or registered trademark of Zilog, Inc. All other product or service names are the property of their respective owners.



## **Revision History**

Each instance in this document's revision history reflects a change from its previous edition. For more details, refer to the corresponding page(s) or appropriate links furnished in the table below.

	Revision		
Date	Level	Description	Page
Feb 2012	02	Removed references to 14mm x 14mm 64-pin LQFP package.	All
Jan 2012	01	Original Zilog issue.	All

## **Table of Contents**

1. Overview	8
1.1 Description	8
1.2 Features	8
1.3 Ordering Information	9
1.4 Development Tools	10
2. Block Diagram	13
3. Pin Assignmnet	14
4. Package Diagram	16
5. Pin Description	18
6. Port Structures	21
6.1 General Purpose I/O Port	21
6.2 External Interrupt I/O Port	22
7. Electrical Characteristics	23
7.1 Absolute Maximum Ratings	23
7.2 Recommended Operating Conditions	23
7.3 A/D Converter Characteristics	24
7.4 Voltage Dropout Converter Characteristics	24
7.5 Power-On Reset Characteristics	25
7.6 Brown Out Detector Characteristics	25
7.7 Internal RC Oscillator Characteristics	25
7.8 Ring-Oscillator Characteristics	
7.9 PLL Characteristics	
7.10 DC Characteristics	27
7.11 AC Characteristics	
7.12 SPI Characteristics	29
7.13 Typical Characteristics	
8. Memory	31
8.1 Program Memory	31
8.2 Data Memory	
8.3 XSRAM Memory	
8.4 SFR Map	
9. I/O Ports	
9.1 I/O Ports	
9.2 Port Register	
9.3 Px Port	
10. Interrupt Controller	42
10.1 Overview	42
10.2 External Interrupt	43
10.3 Block Diagram	44
10.4 Interrupt Vector Table	45
10.5 Interrupt Sequence	46
10.6 Effective Timing after Controlling Interrupt bit	47
10.7 Multi Interrupt	48
10.8 Interrupt Enable Accept Timing	49

# zilog

10.9 Interrupt Service Routine Address	
10.10 Saving/Restore General-Purpose Registers	
10.11 Interrupt Timing	
10.12 Interrupt Register Overview	51
10.13 Interrupt Register Description	
11. Peripheral Hardware	
11.1 Clock Generator	
11.2 BIT	
11.3 WDT	64
11.4 WT	67
11.5 Timer/PWM	
11.6 Buzzer Driver	
11.7 USART	94
11.8 SPI	
11.9 I <sup>2</sup> C	
11.10 12-Bit A/D Converter	
11.11 CALCULATOR_AI	
12. Power Down Operation	
12.1 Overview	
12.2 Peripheral Operation in IDLE/STOP Mode	
12.3 IDLE mode	
12.4 STOP mode	
12.5 Release Operation of STOP1, 2 Mode	
13. RESET	
13.1 Overview	
13.2 Reset source	
13.3 Block Diagram	
13.4 RESET Noise Canceller	
13.5 Power ON RESET	
13.6 External RESETB Input	
13.7 Brown Out Detector Processor	
14. On-chip Debug System	
14.1 Overview	
14.2 Two-pin external interface	
15. Memory Programming	
15.1 Overview	
15.2 Flash Control and status register	
15.3 Memory map	
15.4 Serial In-System Program Mode	
15.5 Parallel Mode	
15.6 Mode entrance method of ISP and byte-parallel mode	
15.7 Security	
16. Configure option	
16.1 Configure option Control Register	
17. APPENDIX	

## **List Of Figures**

	Figure 1-2 Single Programmer	12
	Figure 1-3 Gang Programmer	12
	Figure 2-1 Z51F6412 block diagram	13
	Figure 3-1 Z51GF64 80-Pin LQFP assignment	14
	Figure 3-2 Z51GF64A 64 pin LQFP assignment	15
	Figure 4-1 80 pin LQFP package	16
	Figure 4-2 64 pin LQFP package	17
	Figure 6-1 General Purpose I/O Port	21
	Figure 6-2 External Interrupt I/O Port	22
	Figure 7-1 AC Timing	28
	Figure 7-2 SPI Timing	29
	Figure 8-1 Program memory	31
	Figure 8-2 Data memory map	32
	Figure 8-3 Lower 128 bytes RAM	33
	Figure 8-4 XDATA memory area	33
	Figure 10-1 External Interrupt Description	43
	Figure 10-2 Block Diagram of Interrupt	44
	Figure 10-3 Interrupt Vector Address Table	46
	Figure 10-4 Effective time of interrupt request after setting IEx registers	47
	Figure 10-5 Execution of Multi Interrupt	48
	Figure 10-6 Interrupt Response Timing Diagram	49
	Figure 10-7 Correspondence between vector Table address and the entry address of ISP	49
	Figure 10-8 Saving/Restore Process Diagram & Sample Source	49
	Figure 10-9 Timing chart of Interrupt Acceptance and Interrupt Return Instruction	50
	Figure 11-1 Clock Generator Block Diagram	58
	Figure 11-2 BIT Block Diagram	62
	Figure 11-3 WDT Block Diagram	64
	Figure 11-4 WDT Interrupt Timing Waveform	66
	Figure 11-5 Watch Timer Block Diagram	67
	Figure 11-6 Bit Timer/Event Counter2, 3 Block Diagram	71
	Figure 11-7 Timer/Event Counter0, 1 Example	72
	Figure 11-8 Operation Example of Timer/Event Counter0, 1	72
	Figure 11-9 16 Bit Timer/Event Counter0, 1 Block Diagram	73
	Figure 11-10 8-bit Capture Mode for Timer0, 1	74
	Figure 11-11 Input Capture Mode Operation of Timer 0, 1	75
	Figure 11-12 Express Timer Overflow in Capture Mode	75
	Figure 11-13 16-bit Capture Mode of Timer 0, 1	76
	Figure 11-14 PWM Mode	77
	Figure 11-15 Example of PWM at 4MHz	78
	Figure 11-16 Example of Changing the Period in Absolute Duty Cycle at 4Mhz	78
	Figure 11-17 Timer4 16-bit Mode Block Diagram	83
	Figure 11-18 16-bit Capture Mode of Timer x	84
	Figure 11-19 PWM Mode	85
2		3

# zilog

Figure 11-20 Example of PWM at 8MHz	
Figure 11-21 Buzzer Driver Block Diagram	92
Figure 11-22 USART Block Diagram	95
Figure 11-23 Clock Generation Block Diagram	96
Figure 11-24 Synchronous Mode XCKn Timing	97
Figure 11-25 frame format	98
Figure 11-26 Start Bit Sampling	
Figure 11-27 Sampling of Data and Parity Bit	
Figure 11-28 Stop Bit Sampling and Next Start Bit Sampling	
Figure 11-29 SPI Clock Formats when UCPHA=0	104
Figure 11-30 SPI Clock Formats when UCPHA=1	
Figure 11-31 SPI Block Diagram	112
Figure 11-32 SPI Transmit/Receive Timing Diagram at CPHA = 0	114
Figure 11-33 SPI Transmit/Receive Timing Diagram at CPHA = 1	114
Figure 11-34 I <sup>2</sup> C Block Diagram	117
Figure 11-35 Bit Transfer on the I <sup>2</sup> C-Bus	118
Figure 11-36 START and STOP Condition	118
Figure 11-37 Data Transfer on the I <sup>2</sup> C-Bus	119
Figure 11-38 Acknowledge on the I <sup>2</sup> C-Bus	119
Figure 11-39 Clock Synchronization during Arbitration Procedure	
Figure 11-40 Arbitration Procedure of Two Masters	
Figure 11-41 Formats and States in the Master Transmitter Mode	
Figure 11-42 Formats and States in the Master Receiver Mode	
Figure 11-43 Formats and States in the Slave Transmitter Mode	127
Figure 11-44 Formats and States in the Slave Receiver Mode	129
Figure 11-45 ADC Block Diagram	134
Figure 11-46 A/D Analog Input Pin Connecting Capacitor	135
Figure 11-47 A/D Power(AVDD) Pin Connecting Capacitor	135
Figure 11-48 ADC Operation for Align bit	135
Figure 11-49 Converter Operation Flow	136
Figure 11-50 Calculator Block Diagram	140
Figure 12-1 IDLE Mode Release Timing by External Interrupt	146
Figure 12-2 IDLE Mode Release Timing by /RESET	146
Figure 12-3 STOP Mode Release Timing by External Interrupt	147
Figure 12-4 Mode Release Timing by /RESET	147
Figure 12-5 STOP1, 2 Mode Release Flow	148
Figure 13-1 RESET Block Diagram	150
Figure 13-2 Reset noise canceller time diagram	151
Figure 13-3 Fast VDD rising time	
Figure 13-4 Internal RESET Release Timing On Power-Up	
Figure 13-5 Configuration timing when Power-on	
Figure 13-6 Boot Process Waveform	
Figure 13-7 Timing Diagram after RESET	
Figure 13-8 Oscillator generating waveform example	
Figure 13-9 Block Diagram of BOD	



Figure 13-10 Internal Reset at the power fail situation	5
Figure 13-11 Configuration timing when BOD RESET15	6
Figure 14-1 Block Diagram of On-chip Debug System15	9
Figure 14-2 10-bit transmission packet	i0
Figure 14-3 Data transfer on the twin bus16	i0
Figure 14-4 Bit transfer on the serial bus	51
Figure 14-5 Start and stop condition	51
Figure 14-6 Acknowledge on the serial bus16	51
Figure 14-7 Clock synchronization during wait procedure16	52
Figure 14-8 Connection of transmission	52
Figure 15-1 Flash Memory Map16	57
Figure 15-2 Address configuration of Flash memory16	68
Figure 15-3 The sequence of page program and erase of Flash memory16	i9
Figure 15-4 The sequence of bulk erase of Flash memory	0
Figure 15-5 Pin diagram for parallel programming17	'4
Figure 15-6 Parallel Byte Read Timing of Program Memory	5
Figure 15-7 Parallel Byte Write Timing of Program Memory	6
Figure 15-8 ISP mode	7
Figure 15-9 Byte-parallel mode17	'7

## **List Of Tables**

Table 1-1 Ordering	Information for the Z51F6412 MCU	9
Table 5-1 Normal	Pin description	18
Table 7-1 Absolute	Maximum Ratings	23
Table 7-2 Recomm	ended Operation Conditions	23
Table 7-3 A/D Cor	verter Characteristics	24
Table 7-4 Voltage	Dropout Converter Characteristics	24
Table 7-5 Power-O	n Reset Characteristics	25
Table 7-6 Brown C	Out Detector Characteristics	25
Table 7-7 Internal	RC Oscillator Characteristics	25
Table 7-8 Ring-Os	cillator Characteristics	
Table 7-9 PLL Cha	aracteristics	
Table 7-10 DC Cha	aracteristics	27
Table 7-11 AC Cha	aracteristics	
Table 7-12 SPI Cha	aracteristics	29
Table 8-1 SFR May	p Summary	
Table 9-1 Register	Map	
Table 10-1 Interrup	pt Group Priority Level	
Table 10-2 Interrup	pt Vector Address Table	45
Table 10-3 Registe	r Map	
Table 11-1 Registe	r Map	59
Table 11-2 VDC cu	urrent consumption	61
Table 11-3 Registe	r Map	62
Table 11-4 Registe	r Map	64
Table 11-5 Registe	r Map	67
Table 11-6 Operati	ng Modes of Timer	70
Table 11-7 PWM F	Frequency vs. Resolution at 8 Mhz	77
Table 11-8 Registe	r Map	79
Table 11-9 PWM F	Frequency vs. Resolution at 8 Mhz	
Table 11-10 Regist	er Map	
Table 11-11 Buzze	r Frequency at 16MHz	92
Table 11-12 Regist	er Map	93
Table 11-13 Equat	ions for Calculating Baud Rate Register Setting	96
Table 11-14 CPOL	Funtionality	103
Table 11-15 Regist	er Map	105
Table 11-16 Exam	ples of UBAUD Settings for Commonly Used Oscillator Frequencies	111
Table 11-17 Regist	er Map	114
Table 12-1 Periphe	ral Operation during Power Down Mode	145
Table 12-2 Registe	r Map	149
Table 13-1 Reset st	tate	150
Table 13-2 Boot Pr	ocess Description	153
Table 13-3 Registe	r Map	156
Table 15-1 Registe	r Map	163
Table 15-2 Program	n/erase Time	165
PS030302-0212	PRELIMINARY	6

zilog

Table 15-3 Operation Mode	
Table 15-4 The selection of memory type by ADDRH[7:4]	174
Table 15-5 Security policy using lock-bits	

## Z51F6412

### CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER WITH 12-BIT A/D CONVERTER

#### 1. Overview

#### 1.1 Description

The Z51F6412 MCU is advanced CMOS 8-bit microcontroller with 64K bytes of Flash. This is powerful microcontroller which provides a highly flexible and cost effective solution to many embedded control applications. This provides the following features : 64K bytes of Flash, 256 bytes of SRAM, 3K bytes of XRAM, general purpose I/O, 8/16-bit timer/counter, watchdog timer, watch timer, SPI, USART, I2C, Calculator, on-chip POR and BOD, 12-bit A/D converter, buzzer driving port, 16-bit PWM output, on-chip oscillator, and clock circuitry. The Z51F6412 MCU also supports power saving modes to reduce power consumption.

Device Name	Flash	XRAM	SRAM	ADC	Package
Z51F6412ATX	64KB	ЗКВ	256 bytes	15 channel	80-pin LQFP
Z51F6412ARX					64-pin LQFP

#### 1.2 Features

- CPU
- 8 Bit CISC Core (8051 Compatible,2 clock per cycle)
- 64K Bytes On-chip Flash
- Endurance : 100,000 times
- Retention : 10 years
- 256 Bytes SRAM(IRAM)
- 3K Bytes XRAM
- General Purpose I/Os
- 66 Ports (P0[7:0], P1[7:0], P2[7:0], P3[7:0], P4[7:0], P5[7:0], P6[7:0], P7[7:0], P8[1:0]) : 80 Pin
- 52 Ports (P0[7:0], P1[7:0], P2[7:0], P3[7:0], P4[7:0], P5[7:0], P6[3:0]) : 64 Pin
- Support TTL compatible PADs (P3[7:0], SPI0, USART1)

- Basic Interval Timer
- Six Timers/Counters
- -8Bitx2ch(16Bitx1ch) + 16Bitx4ch
- One 10-bit PWM (using Timer1)
- Four 16-bit PWMs (using Timer2,3,4,5)
- Watch Dog Timer
- Watch Timer
- 2 SPIs
- 4 USARTs
- I2C
- Buzzer Driving Port
- Calculator
- Multiplier mode : 16bits x 16bits
- Divider mode : 32bits / 16bits
- 12 Bit A/D Converter



- 15 Input channels
- Interrupt Sources
- External (8)
- Pin Change Interrupt (P0, P7) (2)
- USART (8)
- SPI (2)
- Timer (6)
- I2C (1)
- ADC (1)
- WDT (1)
- WT (1)
- BIT (1)
- NVM(Flash) (1)
- On-Chip RC-Oscillator
- 16MHz (±2% after tuning)
- On-Chip PLL
- -1.38MHz to 14.75MHz (max)
- Power On Reset
- -1.4V
- Programmable Brown-Out Detector

#### **1.3 Ordering Information**

- 1.6V / 2.5V / 3.6V / 4.2V
- Minimum Instruction Execution Time
- 125ns (@16MHz, NOP Instruction)
- Power down mode
- IDLE, STOP1, STOP2 mode
- Sub-Active mode
- System used external 32.768KHz crystal
- Operating Frequency
- 1MHz ~ 10MHz (crystal oscillator)
- 2, 4, 8, 16MHz (internal RC oscillator)
- 1.38MHz ~ 14.75MHz (PLL)
- Operating Voltage
- -3.0V ~ 5.5V (@ 1 ~ 16 MHz)
- -2.0V ~ 5.5V (@ 1 ~ 10 MHz)
- Operating Temperature : -40 ~ +85℃
- Package Type
- 80 LQFP
- 64 LQFP
- Pb free package

Table 1-1 Ordering Information for the Z51F6412 MCU

Device Name	ROM Size	SRAM Size	XRAM Size	Package
Z51F6412ATX	64KB Flash	256 bytes	ЗКВ	80-pin LQFP
Z51F6412ARX				64-pin LQFP

#### 1.3.1 Part Number Suffix Designation

Zilog part numbers consist of a number of components, as indicated in the following example.

**Example:** Part number Z51F6412ATX is an 8-bit MCU with 64 KB of Flash memory and 3.25 KB of RAM in an 80-pin LQFP package and operating within a  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range. In accordance with RoHS standards, this device has been built using lead-free solder.



#### **1.4 Development Tools**

#### 1.4.1 Compiler

We do not provide the compiler. Please contact third parties.

The Z51F6412 MCU core is Mentor 8051. Device ROM size of standard 8051 is smaller than 64KB. Developer can use all kinds of third party's standard 8051 compiler.

#### 1.4.2 OCD emulator and debugger

The OCD (On Chip Debug) emulator supports Zilog's 8051 series MCU emulation.

The OCD interface uses two wires interfacing between PC and MCU which is attached to user's system. The OCD can read or change the value of MCU internal memory and I/O peripherals. And also the OCD controls MCU internal debugging logic, it means OCD controls emulation, step run, monitoring, etc.

The OCD Debugger program works on Microsoft-Windows NT, 2000, XP, Vista (32bit) operating system.

If you want to see more details, please refer OCD debugger manual. You can download debugger S/W and manual from our web-site.

Connection:

- SCLK (Z51F6412 DSCL pin)
- SDATA (Z51F6412 DSDA pin)

#### 1.4.3 Programmer

Single programmer:

PGMplus USB: It programs MCU device directly.



Figure 1-1 Single Programmer

OCD emulator: It can write code in MCU device too.

Because of, OCD debugging supports ISP (In System Programming). It does not require additional H/W, except developer's target system.

Gang programmer:

It programs 8 MCU devices at once.

So, it is mainly used in mass production line.

Gang programmer is standalone type, it means it does not require host PC.



Figure 1-2 Gang Programmer

#### 2. Block Diagram



Figure 2-1 Z51F6412 block diagram

- WW

#### 3. Pin Assignmnet



Figure 3-1 Z51GF64 80-Pin LQFP assignment

- WWW



Figure 3-2 Z51GF64A 64 pin LQFP assignment

#### 4. Package Diagram



Figure 4-1 80 pin LQFP package





Figure 4-2 64 pin LQFP package

### 5. Pin Description

#### Table 5-1 Normal Pin description

PIN Name	I/O	Function	@RESET	Shared with
P00	-	Port P0		USS0/PCI0
P01		8-Bit I/O Port		ACK0/PCI0
P02		Can be set in input or output mode in 1-bit units		TxD0/PCI0
P03		Internal pull-up register can be used via	Lawrent	RxD0/PCI0
P04	I/O	software when this port is used as input port Open Drain enable register can be used via	Input	SUBXIN/PCI0
P05		software when this port is used as output port		SUBXOUT/PCI0
P06				SCL/PCI0
P07				SDA/PCI0
P10		Port P1		INT0
P11		8-Bit I/O Port		INT1
P12		Can be set in input or output mode in 1-bit units		INT2
P13		Internal pull-up register can be used via	Lawrent	INT3
P14	I/O	software when this port is used as input port Open Drain enable register can be used via	Input	INT4
P15		software when this port is used as output port		INT5
P16				INT6
P17				INT7
P20		Port P2		AN0/AVREF
P21		8-Bit I/O Port		AN1
P22		Can be set in input or output mode in 1-bit units		AN2
P23		Internal pull-up register can be used via	lanut	AN3
P24	I/O	software when this port is used as input port Open Drain enable register can be used via	Input	AN4/USS3
P25		software when this port is used as output port		AN5/ACK3
P26				AN6/TxD3
P27				AN7/RxD3
P30		Port P3 (TTL compatible input, PAD)		AN8/USS1
P31		8-Bit I/O Port		AN9/ACK1
P32		Can be set in input or output mode in 1-bit units		AN10/TxD1
P33	I/O	Internal pull-up register can be used via	Input	AN11/RxD1
P34		software when this port is used as input port Open Drain enable register can be used via		AN12/SSS0
P35		software when this port is used as output port		AN13/SCK0
P36		AN0~AN7 can be selected by ADCM register		AN14/MOSI0



P37				MISO0
P40		Port P4		USS2
P40	-	8-Bit I/O Port	-	ACK2
P41	-	Can be set in input or output mode in 1-bit		TxD2
P42	-	units Internal pull-up register can be used via	-	RxD2
P43	I/O	software when this port is used as input port	Input	SSS1
P44 P45	-	Open Drain enable register can be used via software when this port is used as output port	-	SCK1
P45		AN8~AN13 can be selected by ADCM register	-	MOSI1
P40 P47	-		-	MISO1
		Det D5		
P50	-	Port P5 8-Bit I/O Port	F	BUZ
P51	-	Can be set in input or output mode in 1-bit	-	EC0
P52	-	units Internal pull-up register can be used via	-	T0
P53	I/O	software when this port is used as input port	Input	
P54	-	Open Drain enable register can be used via software when this port is used as output port	-	T2(PWM2)
P55	-	soltware when this port is used as output port	-	T3(PWM3)
P56	-		E	
P57				T5(PWM5)
P60	-	Port P6 6-Bit I/O Port		EC2
P61	-	Can be set in input or output mode in 1-bit	E	EC3
P62	-	units	-	XIN
P63	I/O	Internal pull-up register can be used via software when this port is used as input port	Input	XOUT
P64	-	Open Drain enable register can be used via software when this port is used as output port		EC4
P65	-	soltware when this port is used as output port		EC5
P66	-		-	-
P67				-
P70	-	Port P7 8-Bit I/O Port	-	PCI70
P71	-	Can be set in input or output mode in 1-bit	-	PCI71
P72	-	units	Input	PCI72
P73	I/O	Internal pull-up register can be used via software when this port is used as input port	-	PCI73
P74	-	Open Drain enable register can be used via	-	PCI74
P75		software when this port is used as output port		PCI75
P76			-	PCI76
P77				PCI77
P80	I/O	Port P8	Input -	-
P81		8-Bit I/O Port	-	-



LPF	A	Can be set in input or output mode in 1-bit units Internal pull-up register can be used via software when this port is used as input port Open Drain enable register can be used via software when this port is used as output port LPF is loop pass filter for PLL. If it doesn't use PLL, it doesn't need filter	Analog	- - - -
		circuit and it connects to GND	Lengel	
nRESET	I		Input	
XOUT	0	Main Oscillator output	-	
XIN	I	Main Oscillator input	-	
VSS	Ρ		Ground	
VDD	Ρ		Power	
SUBXOUT	0	Sub Oscillator output	-	
SUBXIN	I	Sub Oscillator input	-	
DSDA	I/O	OCD Data input/output	Input	
DSCL	I	OCD clock input	Input	
nTEST	I	TEST mode enable nTEST is the same function like internal POR except remaining port configuration setting value. nTEST needs about 1k pull-up resistor	Input	
VDD18	Ρ	Internal 1.8V VDD	Power	

#### 6. Port Structures

#### 6.1 General Purpose I/O Port



Figure 6-1 General Purpose I/O Port

#### 6.2 External Interrupt I/O Port



Figure 6-2 External Interrupt I/O Port

#### 7. Electrical Characteristics

#### 7.1 Absolute Maximum Ratings

#### **Table 7-1 Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Oursels Mallana	VDD	-0.3~+6.5	V
Supply Voltage	VSS	-0.3~+0.3	V
	VI	-0.3~VDD+0.3	V
	VO	-0.3~VDD+0.3	V
	IOH	10	mA
Normal Voltage Pin	ΣΙΟΗ	80	mA
	IOL	20	mA
	ΣIOL	160	mA
Total Power Dissipation	PT	600	mW
Storage Temperature	TSTG	-45~+125	°C

Note) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### 7.2 Recommended Operating Conditions

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Supply Voltage	VDD	fXIN=1~10MHz	2.0		5.5	V
Supply Voltage	VUU	fSUB=32.768KHz	2.0	-	5.5	v
Operating Temperature	TOPR	VDD=2.0~5.5V	-40	-	85	°C
	FOPR	fXIN	1	-	10	MHz
		fSUB	-	32.768	-	KHz
Operating Frequency		Internal RC-OSC	-	16	-	MHz
		Internal Ring-OSC		1		MHz
		PLL	1.38		14.75	MHz

#### **Table 7-2 Recommended Operation Conditions**

#### 7.3 A/D Converter Characteristics

#### Table 7-3 A/D Converter Characteristics

(TA=-40℃ ~ +85℃, VDD=AVDD=2.7V ~ 5.5V, VSS=0V)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Resolution		-	-	12	-	bits
Total Accuracy				-	±3	lsb
Integral Linear Error	INL		-	-	±2	lsb
Differential Linearity Error	DLE	AVDD=VDD=5.12V fXIN=4MHz	-	-	±2	lsb
Zero Offset Error	ZOE		-		±3	lsb
Full Scale Error	FSE		-		±3	lsb
Conversion Time	tCON	12bit conversion max 3MHz	-	60	-	cycle
Analog Input Voltage	VAN	-	VSS	-	AVDD=VDD	V
Analog Power Voltage	AVDD	-	-	*AVDD=VDD	-	V
Analog Reference Voltage	AVREF	-	2.7	-	5.5	V
Analog Ground Voltage	AVSS	-	-	VSS	-	V
Analog Input Leakage Current		AVDD=VDD=5.12V	-	-	10	uA
	IDD		-	1	3	mA
ADC Operating Current	SIDD	AVDD=VDD=5.12V	-	-	1	uA

#### 7.4 Voltage Dropout Converter Characteristics

#### Table 7-4 Voltage Dropout Converter Characteristics

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Operating Voltage		-	1.8	-	5.5	V
Operating Temperature		-	-40	-	+85	°C
Regulation Voltage		-	1.62	1.8	1.98	V
Drop-out Voltage		-	-	-	0.02	V
		RUN/IDLE	-	20	-	mA
		SUB-ACTIVE	-	1	-	mA
Current Drivability		STOP1	-	50	-	uA
		STOP2	-	10	-	uA
	IDD1	RUN/IDLE	-	-	1	mA
On exerting a Querrant	IDD2	SUB-ACTIVE	-	-	0.1	mA
Operating Current	SIDD1	STOP1	-	-	5	uA
	SIDD2	STOP2	-	-	0.1	uA
Deitschiliter Trees sitism Times	TRAN1	SUB to RUN	-	-	1	uS
Drivability Transition Time	TRAN2	STOP to RUN	-	-	200	uS

Note) -STOP1: WDT running - STOP2: WDT disable

#### 7.5 Power-On Reset Characteristics

#### Table 7-5 Power-On Reset Characteristics

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Operating Voltage		-	1.6	-	5.5	V
Operating Temperature		-	-40	-	+85	°C
RESET Release Level		-	1.3	1.4	1.5	V
	IDD	-	-	-	10	uA
Operating Current	SIDD	-	-	-	1	uA

#### 7.6 Brown Out Detector Characteristics

#### **Table 7-6 Brown Out Detector Characteristics**

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Operating Voltage		-	VSS	-	5.5	V
Operating Temperature		-	-40	-	+85	°C
	4.2V	-	4.0		4.4	V
Detection hand	3.6V	-	3.4		3.8	V
Detection Level	2.5V	-	2.3		2.7	V
	1.6V	-	1.4		1.8	V
Hysteresis		-	-	50	-	mV
On continue Comment	IDD	-	-	-	50	uA
Operating Current	SIDD	-	-	-	1	uA

#### 7.7 Internal RC Oscillator Characteristics

#### Table 7-7 Internal RC Oscillator Characteristics

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Operating Voltage		-	1.8	-	5.5	V
Operating Temperature		-	-40	-	+85	°C
Frequency		-	-	16	-	MHz
Hysteresis		-	-	-	10	mS
Operating Current	IDD	-	-	200	300	uA
Operating Current	SIDD	-	-	-	1	uA

#### 7.8 Ring-Oscillator Characteristics

#### Table 7-8 Ring-Oscillator Characteristics

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Operating Voltage		-	1.8	-	5.5	V
Operating Temperature		-	-40	-	+85	°C
Frequency		-	-	1	-	MHz
Stabilization Time		-	-	-	-	mS
On exerting a Comment	IDD	-	-	-	-	uA
Operating Current	SIDD	-	-	-	1	uA

#### 7.9 PLL Characteristics

Table	7-9 PI	LL Chara	cteristics

<sup>(</sup>TA=-40℃ ~ +85℃, VDD18=1.8V ~ 2.0V, VSS=0V)

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
PLL current	IPLL	Ι	1.5	TBD	mA	
Input clock frequency	fxin	I	32.768	Ι	KHz	
Output clock frequency	fout	1.38	-	14.75	MHz	
Output clock duty	I	45	-	55	%	
Setting time	tD	_	1	TBD	mS	
Accuracy	-	-	2	TBD	%	

#### 7.10 DC Characteristics

Table 7-10 DC Characteristics

(VDD =2.7~5.5V, VSS =0V, fXIN=10.0MHz, TA=-40~+85℃)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
T di diffetei	VIL1	nTEST, nRESET, DSCL, DSDA	-0.5		0.2VDD	V
	VIL1	P0,P1,P2,P4,P5,P6,P7,P8	-0.5	-	0.2VDD	V
Input Low Voltage	VIL2 VIL3	P3 (VDD=4.0~5.5V)	-0.5	-	0.2VDD 0.1VDD+0.4	V
	VIL3	P3 (VDD=4.0~3.3V) P3 (VDD=2.7~4.0V)	-0.5	-	0.2VDD	V
	VIL4 VIH1	nTEST, nRESET, DSCL, DSDA	0.8VDD		VDD	V
Input Lligh Voltage	VIH1 VIH2			-	VDD	V
Input High Voltage		P0,P1,P2,P4,P5,P6,P7,P8	0.7VDD	-		
Outrast	VIH3	P3	0.3VDD+0.7	-	VDD	V
Output Low Voltage	VOL1	ALL I/O (IOL=20mA, VDD=4.5V)	-	-	1	V
Output High Voltage	VOH1	ALL I/O (IOH=-8.57mA, VDD=4.5V)	3.5	-	-	V
Input High Leakage Current	IIH	ALL PAD	-	-	1	uA
Input Low Leakage Current	IIL	ALL PAD	-1	-	-	uA
Pull-Up Resister	RPU	ALL PAD (except DSCL, DSDA)	20	-	50	kΩ
	IDD1	Run Mode, fXIN=10MHz @5V	-	*2.7	15	mA
	IDD2	Idle Mode, fXIN=10MHz @5V	-	*1.8	10	mA
	IDD3	Sub Active Mode, fSUBXIN=32.768KHz @5V (PLL enable)	-	*0.3	1	mA
	IDD4	Sub Active Mode, fSUBXIN=32.768KHz @5V (PLL disable)	-	*112	500	uA
Power Supply Current	IDD5	STOP1 Mode, WDT Active @5V (BOD enable)	-	*60	150	uA
	IDD6	STOP1 Mode, WDT Active @5V (BOD disable)	-	*30	50	uA
	IDD7	STOP2 Mode, WDT Disable @5V (BOD enable), Room Temp(25 °C)	-	*32	110	uA
	IDD8	STOP2 Mode, WDT Disable @5V (BOD disable), Room Temp(25 °C)	-	*1	10	uA

Note) - STOP1: WDT running, STOP2: WDT disable.

- (\*) typical test condition : VDD=5V, Internal RC-OSC=8MHz, ROOM TEMP, all PORT output LOW,

Timer0 Active, 1PORT toggling.

#### 7.11 AC Characteristics

Table 7-11 AC Characteristics

(VDD=5.0V±10%,	VSS=0V, TA=-40~+85℃)
----------------	----------------------

Parameter	Symbol	PIN	MIN	TYP	MAX	Unit
Operating Frequency	fMCP	XIN	1	-	16	MHz
System Clock Cycle Time	tSYS	-	100	-	1000	ns
Oscillation Stabilization Time (16MHz)	tMST1	XIN, XOUT	-	-	10	ms
External Clock "H" or "L" Pulse Width	tCPW	XIN	90	-	-	ns
External Clock Transition Time	tRCP,tFCP	XIN	-	-	10	ns
Interrupt Input Width	tIW	INT0~INTx	2	-	-	tSYS
External Interrupt Transition Time	tFI,tRI	INT0~INTx			1	us
nRESET Input Pulse "L" Width	tRST	nRESET	8	-	-	tSYS
External Counter Input "H" or "L" Pulse Width	tECW	EC0,EC1	2	-	-	tSYS
Event Counter Transition Time	tREC,tFEC	EC0,EC1	-	-	20	ns



#### Figure 7-1 AC Timing

30

100

30

\_

-

ns

ns

ns

ns

ns

-

\_

-

-

#### 7.12 SPI Characteristics

Time

**Table 7-12 SPI Characteristics** 

**Output Clock Pulse Transition** 

First Output Clock Delays Time

Output Clock Delay Time

Input Setup Time

Input Hold Time

Input Pulse Transition Time

		,		,		,
Parameter	Symbol	PIN	MIN	TYP	MAX	Unit
Output Clock Pulse Period	tSCK	SCK	-	SPI clock mode	-	ns
Input Clock Pulse Period	tSCK	SCK	2• tSYS	-	-	ns
Input Clock "H" or "L" Pulse Width	tSCKL, tSCKH	SCK		50% duty	-	ns
Input Clock Pulse Transition Time	tFSCK,tRSCK	SCK	-	-	30	ns
Output Clock "H" or "L" Pulse Width	tSCKL, tSCKH	SCK	tSYS-30	-	-	ns

SCK

OUTPUT

OUTPUT

INPUT

INPUT

INPUT

\_

-

-

100

tSYS+70

tFSCK,tRSCK

tFOD

tDS

tFSIN,tRSIN

tDIS

tDIH

(VDD=5.0V±10%, VSS=0V, TA=-40~+85℃)



Figure 7-2 SPI Timing

#### 7.13 Typical Characteristics

These graphs and tables provided in this section are for design guidance only and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively where  $\sigma$  is standard deviation.

#### 8. Memory

The Z51F6412 MCU addresses two separate address memory stores: Program memory and Data memory. The logical separation of Program and Data memory allows Data memory to be assessed by 8-bit addresses, which can be more quickly stored and manipulated by 8-bit CPU. Nevertheless, 16-bit Data memory addresses can also be generated through the DPTR register.

Program memory can only be read, not written to. There can be up to 64K bytes of Program memory in a bank. In the Z51F6412 Flash version of these devices the 64K bytes of Program memory are provided on-chip. Data memory can be read and written to up to 256 bytes internal memory (DATA) including the stack area and 3K bytes of external data memory(XRAM).

#### 8.1 Program Memory

A 16-bit program counter is capable of addressing up to 64K bytes for one bank of memory space.

Figure 8-1 shows a map of the lower part of the program memory. After reset, the CPU begins execution from location 0000H. Each interrupt is assigned a fixed location in program memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine. External interrupt 0, for example, is assigned to location 0003H. If external interrupt 0 is going to be used, its service routine must begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose program memory. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8 byte interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use.



#### Figure 8-1 Program memory

- User Function Mode: 64KBytes Included Interrupt Vector Region
- Non-volatile and reprogramming memory: Flash memory

#### 8.2 Data Memory



Figure 8-2 shows the internal Data memory space available.

Figure 8-2 Data memory map

The internal memory space is divided into three blocks, which are generally referred to as the lower 128, upper 128, and SFR space.

Internal Data memory addresses are always one byte wide, which implies an address space of only 256 bytes. However, the addressing modes for internal RAM can in fact accommodate 384 bytes, using a simple trick. Direct addresses higher than 7FH access one memory space and indirect addresses higher than 7FH access a different memory space. Thus Fig 8-2 shows the upper 128 and SFR space occupying the same block of addresses, 80H through FFH, although they are physically separate entities.

The lower 128 bytes of RAM are present in all 8051 devices as mapped in Figure 8-3. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in the Program Status Word select which register bank is in use. This allows more efficient used of code space, since register instructions are shorter than instructions that use direct addressing.

The next 16 bytes above the register banks form a block of bit-addressable memory space. The 8051 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All of the bytes in the lower 128 can be accessed by either direct or indirect addressing. The upper 128 bytes RAM can only be accessed by indirect addressing. These spaces are used for user RAM and stack pointer.





Figure 8-3 Lower 128 bytes RAM

#### 8.3 XSRAM Memory

The Z51F6412 MCU use 3K bytes of XSRAM.



Figure 8-4 XDATA memory area
#### 8.4 SFR Map

#### 8.4.1 SFR Map Summary

#### Table 8-1 SFR Map Summary

	0H/8H	1H/9H	2H/AH	3H/BH	4H/CH	5H/DH	6H/EH	7H/FH
2F58H	-	FUSE_PKG	FUSE_CAL2	PUSE_CAL1	FUSE_CAL0	FUSE_CONF	TEST_B	TEST_A
2F50H	PSR0	PSR1		-	-	-	-	-
2F48H	-	-		- -	-	-	-	-
2F40H	-	-		-	-	-	-	-
2F38H	T5CR	T5CR1	T5L	T5H	T5DRL	T5DRH	-	-
2F30H	UCTRL31	UCTRL32	UCTRL33	USTAT3	UBAUD3	UDATA3	-	-
2F28H	UCTRL21	UCTRL22	UCTRL23	USTAT2	UBAUD2	UDATA2	-	-
2F20H	P8DB	-	-	-	-	-	-	-
2F18H	PODB	P1DB	P2DB	P3DB	P4DB	P5DB	P6DB	P7DB
2F10H	P40D	P50D	P6OD	P70D	P8OD	-	-	-
2F08H	P8PU	-	- -	-	P0OD	P10D	P2OD	P3OD
2F00H	POPU	P1PU	P2PU	P3PU	P4PU	P5PU	P6PU	P7PU
					-			
F8H	IP1	-	UCTRL11	UCTRL12	UCTRL13	USTAT1	UBAUD1	UDATA1
F0H	В	SPISR1	FEARH	FEARM	FEARL	FEDR	FECR	CAL_CNTR
E8H	-	-	FEMR	FESR	FETCR	-	CAL_ADDR	CAL_DATA
E0H	ACC		UCTRL01	UCTRL02	UCTRL03	USTAT0	UBAUD0	UDATA0
D8H	P8	PLLCR	I2CMR	I2CSR	I2CSCLLR	I2CSCLHR	I2CSDAHR	I2CDR
DOH	PSW	P8IO	SPICR0	SPIDR0	SPISR0	TMISR	I2CSAR1	I2CSAR
C8H	P7	P7I0	T4CR	T4CR1	T4L	T4H	T4DRL	T4DRH
COH	P6	P6IO	T3CR	T3CR1	T3L	T3H	T3DRL	T3DRH
B8H	IP	P5IO	T2CR	T2CR1	T2L	T2H	T2DRL	T2DRH
B0H	P5	P4IO	TOCR	TODR	T1CR	T1DR	T1PWDR	T1PWHR
A8H	IE	IE1	IE2	IE3	IE4	IE5	PCI0	PCI7
A0H	P4	P3IO	EO	EIENAB	EIFLAG	EIEDGE	EIPOLA	EIBOTH
98H	P3	P2I0	ADCM	ADCRH	ADCRL	WTMR	WTR	BUZCR
90H	P2	P1I0	SPICR1	SPIDR1	-	-	-	-
88H	P1	P0IO	SCCR	BCCR	BITR	WDTMR	WDTR	BUZDR
80H	P0	SP	DPL	DPH	DPL1	DPH1	BODR	PCON

#### 8.4.2 Compiler Compatible SFR



DPH1 (Data Pointer High 1 Byte) : 85H

# Z51F6412 Product Specification Zilog



**DPH1** Data Pointer High 1 Byte

#### PSW (Program Status Word) : D0H

7	6	5	4	3	2	1	0	
CY	AC	F0	RS1	RS0	OV	F1	Р	
RW	RW	RW	RW	RW	RW	RW	RW	
RW	RW	RW	RW	RW	RW		RW	

Initial value : 00H

CY	Carry Flag
AC	Auxiliary Carry Flag
F0	General Purpose User-Definable Flag
RS1	Register Bank Select bit 1
RS0	Register Bank Select bit 0
ov	Overflow Flag
F1	User-Definable Flag
Ρ	Parity Flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of '1' bits in the accumulator

#### EO (Extended Operation Register) : A2H

7	6	5	4	3	2	1	0		
-	-	-	TRAP_EN	-	DPSEL2	DPSEL1	DPSEL0		
R	R	R	RW	R	RW	RW	RW		
	т	RAP_EN	Select the ins	truction					
			0 Select MOVC @(DPTR++), A						
			1 Select Software TRAP instruction						
	DF	PSEL[2:0]	Select Banked Data Point Register						
			DPSEL2 DI	PSEL1 DP	SEL0				
			0 0	0	DPTF	20			
			0 0	1	DPTF	٦1			
			Reserved		-				

# 9. I/O Ports

# 9.1 I/O Ports

The Z51F6412 MCU features nine I/O ports (P0 ~ P8). Each port can be easily configured by software as I/O pin, internal pull up and open drain pin to meet various system configurations and design requirements. Also P0, P7 include function that can generate interrupt according to change of state of the pin.

# 9.2 Port Register

# 9.2.1 Data Register (Px)

Data Register is a bidirectional I/O port. If ports are configured as output ports, data can be written to the corresponding bit of the Px. If ports are configured as input ports, the data can be read from the corresponding bit of the Px.

# 9.2.2 Direction Register (PxIO)

Each I/O pin can independently used as an input or an output through the PxIO register. Bits cleared in this read/write register will select the corresponding pin in Px to become an input, setting a bit sets the pin to output. All bits are cleared by a system reset.

# 9.2.3 Pull-up Resistor Selection Register (PxPU)

The on-chip pull-up resistor can be connected to them in 1-bit units with a pull-up resistor selection register (PxPU). The pull-up register selection controls the pull-up resister enable/disable of each port. When the corresponding bit is 1, the pull-up resister of the pin is enabled. When 0, the pull-up resister is disabled. All bits are cleared by a system reset. Pull-up operation is only enable in input mode.

# 9.2.4 Open-drain Selection Register (PxOD)

There is internally open-drain selection register (PxOD) in P0 ~ P8. The open-drain selection register controls the open-drain enable/disable of each port. Ports become push-pull by a system reset. You should connect an external resistor in open-drain output mode.

# 9.2.5 Debounce Enable Register (PxDB)

P0 ~ P8 support debounce function. Debounce time of each ports has 5us

# 9.2.6 Pin Change Interrupt Enable Register (PCIx)

The P0, P7 can support Pin Change Interrupt function. Pin Change Interrupts PCI will trigger if any enabled P0[7:0], P7[7:0] pin toggles. The PCIx Register control which pins contribute to the pin change interrupts.

# 9.2.7 Port Selection Register (PSRx)

PSRx registers prevent the input leakage current when ports are connected to analog inputs. If the bit of PSRx is '1', the dynamic current path of the schmitt OR gate of the port is cut off and the digital input of the corresponding port is always '0'.

#### 9.2.8 Register Map

#### Table 9-1 Register Map

Name	Address	Dir	Default	Description
P0	80H	R/W	00H	P0 Data Register
P0IO	89H	R/W	00H	P0 Direction Register
P0PU	2F00H	R/W	00H	P0 Pull-up Resistor Selection Register
P0OD	2F0CH	R/W	00H	P0 Open-drain Selection Register
P0DB	2F18H	R/W	00H	P0 Debounce Enable Register
PCI0	AEH	R/W	00H	P0 Pin Change Interrupt Enable Register
P1	88H	R/W	00H	P1 Data Register
P1IO	91H	R/W	00H	P1 Direction Register
P1PU	2F01H	R/W	00H	P1 Pull-up Resistor Selection Register
P10D	2F0DH	R/W	00H	P1 Open-drain Selection Register
P1DB	2F19H	R/W	00H	P1 Debounce Enable Register
P2	90H	R/W	00H	P2 Data Register
P2IO	99H	R/W	00H	P2 Direction Register
P2PU	2F02H	R/W	00H	P2 Pull-up Resistor Selection Register
P2OD	2F0EH	R/W	00H	P2 Open-drain Selection Register
P2DB	2F1AH	R/W	00H	P2 Debounce Enable Register
P3	98H	R/W	00H	P3 Data Register
P3IO	A1H	R/W	00H	P3 Direction Register
P3PU	2F03H	R/W	00H	P3 Pull-up Resistor Selection Register
P3OD	2F0FH	R/W	00H	P3 Open-drain Selection Register
P3DB	2F1BH	R/W	00H	P3 Debounce Enable Register
P4	A0H	R/W	00H	P4 Data Register
P4IO	B1H	R/W	00H	P4 Direction Register
P4PU	2F04H	R/W	00H	P4 Pull-up Resistor Selection Register
P4OD	2F10H	R/W	00H	P4 Open-drain Selection Register
P4DB	2F1CH	R/W	00H	P4 Debounce Enable Register
P5	B0H	R/W	00H	P5 Data Register
P5IO	B9H	R/W	00H	P5 Direction Register
P5PU	2F05H	R/W	00H	P5 Pull-up Resistor Selection Register
P5OD	2F11H	R/W	00H	P5 Open-drain Selection Register
P5DB	2F1DH	R/W	00H	P5 Debounce Enable Register
P6	Сон	R/W	00H	P6 Data Register
P6IO	C1H	R/W	00H	P6 Direction Register
P6PU	2F06H	R/W	0CH	P6 Pull-up Resistor Selection Register

PS030302-0212

# Z51F6412 Product Specification



P6OD	2F12H	R/W	00H	P6 Open-drain Selection Register
P6DB	2F1EH	R/W	00H	P6 Debounce Enable Register
P7	C8H	R/W	00H	P7 Data Register
P7IO	С9Н	R/W	00H	P7 Direction Register
P7PU	2F07H	R/W	00H	P7 Pull-up Resistor Selection Register
P7OD	2F13H	R/W	00H	P7 Open-drain Selection Register
P7DB	2F1FH	R/W	00H	P7 Debounce Enable Register
PCI7	AFH	R/W	00H	P7 Pin Change Interrupt Enable Register
P8	D8H	R/W	00H	P8 Data Register
P8IO	D1H	R/W	00H	P8 Direction Register
P8PU	2F08H	R/W	00H	P8 Pull-up Resistor Selection Register
P8OD	2F14H	R/W	00H	P8 Open-drain Selection Register
P8DB	2F20H	R/W	00H	P8 Debounce Enable Register
PSR0	2F50H	R/W	00H	Port Selection Register 0
PSR1	2F51H	R/W	00H	Port Selection Register 1

#### 9.3 Px Port

# 9.3.1 Px Port Description

Px ports are 8-bit General purpose I/O ports except P8. Px control registers consist of Data register (Px), direction register (PxIO), debounce enable register (PxDB), pull-up register selection register (PxPU), open-drain selection register (PxOD), pin change interrupt register (PCI0, PCI7).

#### 9.3.2 Register description for Px

#### Px (Px Data Register) : 80H, 88H, 90H, 98H, A0H, B0H, C0H, C8H, D8H

7	6	5	4	3	2	1	0
Px7	Px6	Px5	Px4	Px3	Px2	Px1	Px0
RW	RW	RW	RW	RW	RW	RW	RW
	Px[7:0]		I/O Data			I	nitial value : 00

### PxIO (Px Direction Register) : 89H, 91H, 99H, A1H, B1H, B9H, C1H, C9H, D1H

7	6	5	4	3	2	1	0			
Px710	Px6lO	Px5IO	Px4IO	Px3IO	Px210	Px1IO	Px0IO			
RW	RW	RW	RW	RW	RW	RW	RW			
						I	nitial value : 00H			
PxIO[7:0]Px data I/O direction.0Input1Output										
PxPU (P0~F	P7 Pull-up R	esistor Sele	ction Regis	ter) : 2F00H	~ 2F07H					
7	6	5	4	3	2	1	0			
Px7PU	Px6PU	Px5PU	Px4PU	PX3PU	Px2PU	Px1PU	Px0PU			

# Z51F6412 **Product Specification**

zilog And Designation

RW	RW	RW	RW	RW	RW	RW	R/W		
							Initial value : 00H		
	P	xPU[7:0]	Configure pu	ll-up resistor c	of Px port				
			0 Disable						
			1 Ena	ble					
Note) P6PU initial value : 0CH.									

P8PU[7:2] : Not used, P8PU[1:0] : Only used.

## PxOD (Px Open-drain Selection Register) : 2F0CH ~ 2F14H

7	6	5	4	3	2	1	0
Px70D	Px6OD	Px5OD	Px4OD	Px3OD	Px2OD	Px10D	Px0OD
RW							
						I	nitial value : 00ł

PxOD[7:0] Configure open-drain of Px port

> 0 Disable

1 Enable

### PxDB (Px Debounce Enable Register) : 2F18H ~ 2F20H

7	6	5	4	3	2	1	0	
Px7DB	Px6DB	Px5DB	Px4DB	Px3DB	Px2DB	Px1DB	Px0DB	
RW	RW	RW	RW	RW	RW	RW	RW	
	D		Configuro do	hounce of Py	port			

PxDB[7:0] Configure debounce of Px port

> 0 Disable

1 Enable

#### PCI0 (P0 Pin Change Interrupt Enable Register) : AEH

7	6	5	4	3	2	1	0		
PCI07	PC106	PCI05	PCI04	PCI03	PCI02	PCI01	PC100		
RW	RW	RW	RW	RW	RW	RW	RW		
						I	nitial value : 00H		
	PCI0[7:0]			Configure Pin Change Interrupt of P0 port					
			0 Disable						
			1 Ena	ble					

#### PCI7 (P7 Pin Change Interrupt Enable Register) : AFH

7	6	5	4	3	2	1	0
PCI77	PCI76	PCI75	PCI74	PCI73	PCI72	PCI71	PCI70
RW							
						I	nitial value : 00

PCI7[7:0] Configure Pin Change Interrupt of P7port

Disable

Enable

0

1

#### PSR0 (Port Selection Register 0) : 92H

7	6	5	4	3	2	1	0
PSR07	PSR06	PSR05	PSR04	PSR03	PSR02	PSR01	PSR00
RW							

Initial value : 00H

PSR0[7:0]

[7:0] P20~P27 port selection register

0 Disable analog channel AN[7:0].

1 Enable analog channel AN[7:0].

#### PSR1 (Port Selection Register 1) : 93H

7	6	5	4	3	2	1	0
-	PSR16	PSR15	PSR14	PSR13	PSR12	PSR11	PSR10
-	RW						
							nitial value : 00

PSR1[6:0] P30~P36 port selection register

0 Disable analog channel AN[14:8].

1 Enable analog channel AN[14:8].

# **10. Interrupt Controller**

#### 10.1 Overview

The Z51F6412 MCU supports up to 32 interrupt sources. The interrupts have separate enable register bits associated with them, allowing software control. They can also have four levels of priority assigned to them. The non-maskable interrupt source is always enabled with a higher priority than any other interrupt source, and is not controllable by software. The interrupt controller has following features:

- receive the request from 32 interrupt source
- 8 group priority
- 4 priority levels
- Multi Interrupt possibility
- If the requests of different priority levels are received simultaneously, the request of higher priority level is serviced
- Each interrupt source can control by EA bit and each IEx bit
- Interrupt latency: 5~8 machine cycles in single interrupt system

The non-maskable interrupt is always enabled. The maskable interrupts are enabled through five pair of interrupt enable registers (IE, IE1, IE2, IE3, IE4, IE5). Bits of IE, IE1, IE2, IE3, IE4, IE5 register each individually enable/disable a particular interrupt source. Overall control is provided by bit 7 of IE (EA). When EA is set to '0', all interrupts are disabled: when EA is set to '1', interrupts are individually enabled or disabled through the other bits of the interrupt enable registers. The Z51F6412 MCU supports a four-level priority scheme. Each maskable interrupt is individually assigned to one of four priority levels by writing to IP or IP1.

Interrupt default mode is level-trigger basically but if needed, it is able to change edge-trigger mode. Table 10-1 shows the Interrupt Group Priority Level that is available for sharing interrupt priority. Priority sets two bit which is to IP and IP1 register about group. Interrupt service routine services higher priority. If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If the request of same or lower priority level is received, that request is not serviced.

Interrupt Group	Highest			Lowest	
0 (Bit0)	Interrupt0	Interrupt8	Interrupt16	Interrupt24	Highest
1 (Bit1)	Interrupt1	Interrupt9	Interrupt17	Interrupt25	
2 (Bit2)	Interrupt2	Interrupt10	Interrupt18	Interrupt26	
3 (Bit3)	Interrupt3	Interrupt11	Interrupt19	Interrupt27	
4 (Bit4)	Interrupt4	Interrupt12	Interrupt20	Interrupt28	
5 (Bit5)	Interrupt5	Interrupt13	Interrupt21	Interrupt29	
6 (Bit6)	Interrupt6	Interrupt14	Interrupt22	Interrupt30	
7 (Bit7)	Interrupt7	Interrupt15	Interrupt23	Interrupt31	◆ Lowest

#### Table 10-1 Interrupt Group Priority Level

## **10.2 External Interrupt**

The external interrupt on INT0, INT1, INT2, INT3, INT4, INT5, INT6 and INT7 pins receive various interrupt request depending on the edge selection register EIEDGE (External Interrupt Edge register) and EIPOLA (External Interrupt Polarity register) as shown in Figure 10-1. Also each external interrupt source has control setting bits. The EIFLAG (External interrupt flag register) register provides the status of external interrupts.



Figure 10-1 External Interrupt Description

# 10.3 Block Diagram



Figure 10-2 Block Diagram of Interrupt

#### **10.4 Interrupt Vector Table**

The interrupt controller supports 32 interrupt sources as shown in the Table 10-2 below. When interrupt becomes service, long call instruction (LCALL) is executed in the vector address. Interrupt request 32 has a decided priority order.

Interrupt Source	Symbol	Interrupt Enable Bit	Priority	Mask	Vector Address
Hardware Reset	RESETB	0	0	Non-Maskable	0000H
External Interrupt 0	INT0	IE0.0	1	Maskable	0003H
External Interrupt 1	INT1	IE0.1	2	Maskable	000BH
External Interrupt 2	INT2	IE0.2	3	Maskable	0013H
External Interrupt 3	INT3	IE0.3	4	Maskable	001BH
Pin Change Interrupt (P0)	INT4	IE0.4	5	Maskable	0023H
Pin Change Interrupt (P7)	INT5	IE0.5	6	Maskable	002BH
USART0 Rx	INT6	IE1.0	7	Maskable	0033H
USART0Tx	INT7	IE1.1	8	Maskable	003BH
SPI0	INT8	IE1.2	9	Maskable	0043H
I2C	INT9	IE1.3	10	Maskable	004BH
USART1 Rx	INT10	IE1.4	11	Maskable	0053H
USART1 Tx	INT11	IE1.5	12	Maskable	005BH
TO	INT12	IE2.0	13	Maskable	0063H
T1	INT13	IE2.1	14	Maskable	006BH
T2	INT14	IE2.2	15	Maskable	0073H
Т3	INT15	IE2.3	16	Maskable	007BH
T4	INT16	IE2.4	17	Maskable	0083H
T5	INT17	IE2.5	18	Maskable	008BH
ADC	INT18	IE3.0	19	Maskable	0093H
EEPROM	INT19	IE3.1	20	Maskable	009BH
WT	INT20	IE3.2	21	Maskable	00A3H
WDT	INT21	IE3.3	22	Maskable	00ABH
BIT	INT22	IE3.4	23	Maskable	00B3H
SPI1	INT23	IE3.5	24	Maskable	00BBH
USART2 Rx	INT24	IE4.0	25	Maskable	00C3H
USART2 Tx	INT25	IE4.1	26	Maskable	00CBH
USART3 Rx	INT26	IE4.2	27	Maskable	00D3H
USART3 Tx	INT27	IE4.3	28	Maskable	00DBH
External Interrupt 4	INT28	IE4.4	29	Maskable	00E3H
External Interrupt 5	INT29	IE4.5	30	Maskable	00EBH
External Interrupt 6	INT30	IE5.0	31	Maskable	00F3H
External Interrupt 7	INT31	IE5.1	32	Maskable	00FBH

#### Table 10-2 Interrupt Vector Address Table

For maskable interrupt execution, first EA bit must set '1' and specific interrupt source must set '1' by writing a '1' to associated bit in the IEx. If interrupt request is received, specific interrupt request flag set '1'. And it remains '1' until CPU accepts interrupt. After that, interrupt request flag will be cleared automatically.

#### **10.5 Interrupt Sequence**

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to '0' by a reset or an instruction. Interrupt acceptance always generates at last cycle of the instruction. So instead of fetching the current instruction, CPU executes internally LCALL instruction and saves the PC stack. For the interrupt service routine, the interrupt controller gives the address of LJMP instruction to CPU. After finishing the current instruction, at the next instruction to go interrupt service routine needs 5~8 machine cycle and the interrupt service task is terminated upon execution of an interrupt return instruction [RETI]. After generating interrupt, to go to interrupt service routine, the following process is progressed



Figure 10-3 Interrupt Vector Address Table

# 10.6 Effective Timing after Controlling Interrupt bit



Figure 10-4 Effective time of interrupt request after setting IEx registers

## 10.7 Multi Interrupt

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the interrupt are received at the same time simultaneously, an interrupt polling sequence determines by hardware which request is serviced. However, multiple processing through software for special features is possible.



Figure 10-5 Execution of Multi Interrupt

Following example is shown to service INT0 routine during INT1 routine in Figure 10-5. In this example, INT0 interrupt priority is higher than INT1 interrupt priority. If some interrupt is lower than INT1 priority, it can't service its interrupt routine.

Example) Software Multi Interrupt:

```
INT1:
          MOV
                    IE, #01H
                                 ; Enable INT0 only
          MOV
                    IE1, #00H
                                 : Disable others
          SETB
                    ΕA
                                 ; Enable global interrupt (necessary for multi interrupt)
          ÷
          MOV
                    IE, #03FH
                                 ; Enable all Interrupts
          MOV
                    IE1, #03FH
          RETI
```

Z51F6412 Product Specification

#### **10.8 Interrupt Enable Accept Timing**



Figure 10-6 Interrupt Response Timing Diagram

#### **10.9 Interrupt Service Routine Address**



Figure 10-7 Correspondence between vector Table address and the entry address of ISP

#### 10.10 Saving/Restore General-Purpose Registers





# **10.11 Interrupt Timing**



Figure 10-9 Timing chart of Interrupt Acceptance and Interrupt Return Instruction

Interrupt source sampled at last cycle of the command. When sampling interrupt source, it is decided to low 8-bit of interrupt vector. M8051W core makes interrupt acknowledge at first cycle of command, executes long call to jump interrupt routine as INT\_VEC.

Note) command cycle C?P?: L=Last cycle, 1=1<sup>st</sup> cycle or 1<sup>st</sup> phase, 2=2<sup>nd</sup> cycle or 2<sup>nd</sup> phase

#### 10.12 Interrupt Register Overview

#### 10.12.1 Interrupt Enable Register (IE, IE1, IE2, IE3, IE4, IE5)

Interrupt enable register consists of Global interrupt control bit (EA) and peripheral interrupt control bits. Totally 32 peripheral are able to control interrupt.

#### 10.12.2 Interrupt Priority Register (IP, IP1)

The 32 interrupt divides 8 groups which have each 4 interrupt sources. A group can decide 4 levels interrupt priority using interrupt priority register. Level 3 is the high priority, while level 0 is the low priority. Initially, IP, IP1 reset value is '0'. At that initialization, low interrupt number has a higher priority than high interrupt number. If decided the priority, low interrupt number has a higher priority than high interrupt number in that group.

# 10.12.3 External Interrupt Flag Register (EIFLAG)

The external interrupt flag register is set to '1' when the external interrupt generating condition is satisfied. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a '0' to it.

#### 10.12.4 External Interrupt Edge Register (EIEDGE)

The External interrupt edge register determines which type of edge or level sensitive interrupt. Initially, default value is level. For level, write '0' to related bit. For edge, write '1' to related bit.

#### 10.12.5 External Interrupt Polarity Register (EIPOLA)

According to EIEDGE register, the external interrupt polarity (EIPOLA) register has a different meaning. If EIEDGE is level type, EIPOLA is able to have Low/High level value. If EIEGDE is edge type, EIPOLA is able to have rising/falling edge value.

#### 10.12.6 External Interrupt Both Edge Enable Register (EIBOTH)

When the external interrupt both edge enable register is written to '1', the corresponding external pin interrupt is enabled by both edges. Initially, default value is disabled.

#### 10.12.7 External Interrupt Enable Register (EIENAB)

When the external interrupt enable register is written to '1', the corresponding external pin interrupt is enabled. The EIEDGE and EIPOLA register defines whether the external interrupt is activated on rising or falling edge or level sensed.

# 10.12.8 Register Map

Name	Address	Dir	Default	Description
IE	A8H	R/W	00H	Interrupt Enable Register
IE1	АЭН	R/W	00H	Interrupt Enable Register 1
IE2	ААН	R/W	00H	Interrupt Enable Register 2
IE3	ABH	R/W	00H	Interrupt Enable Register 3
IE4	ACH	R/W	00H	Interrupt Enable Register 4
IE5	ADH	R/W	00H	Interrupt Enable Register 5
IP	B8H	R/W	00H	Interrupt Priority Register
IP1	F8H	R/W	00H	Interrupt Priority Register 1
EIFLAG	A4H	R/W	00H	External Interrupt Flag Register
EIEDGE	A5H	R/W	00H	External Interrupt Edge Register
EIPOLA	A6H	R/W	00H	External Interrupt Polarity Register
EIBOTH	A7H	R/W	00H	External Interrupt Both Edge Register
EIENAB	A3H	R/W	00H	External Interrupt Enable Register

Table 10-3 Register Map

# **10.13 Interrupt Register Description**

The Interrupt Register is used for controlling interrupt functions. Also it has External interrupt control registers. The interrupt register consists of Interrupt Enable Register (IE), Interrupt Enable Register 1 (IE1), Interrupt Enable Register 2 (IE2), Interrupt Enable Register 3 (IE3), Interrupt Enable Register 4 (IE4) and Interrupt Enable Register 5 (IE5). For external interrupt, it consists of External Interrupt Flag Register (EIFLAG), External Interrupt Edge Register (EIEDGE), External Interrupt Polarity Register (EIPOLA) and External Interrupt Enable Register (EIENAB).

#### 10.13.1 Register description for Interrupt

· ·		• •					
7	6	5	4	3	2	1	0
EA	-	INT5E	INT4E	INT3E	INT2E	INT1E	INTOE
RW	-	RW	RW	RW	RW	RW	RW
							nitial value : 00
		EA	Enable or dis	able all interru	ipt bits		
			0 All Ir	nterrupt disabl	е		
			1 All Ir	nterrupt enable	Ð		
		INT5E	Enable or dis	able Pin Char	nge Interrupt 1	(Port 7)	
			0 Disa	ble			
			1 Ena	ble			
		INT4E	Enable or dis	able Pin Char	nge Interrupt 0	(Port 0)	
			0 Disa	ble			
			1 Ena	ble			
		INT3E	Enable or dis	able External	Interrupt 3		
			0 Disa	ble			
			1 Ena	ble			
		INT2E	Enable or dis	able External	Interrupt 2		
PS030302-0	212		PRELI	MINARY			5

#### IE (Interrupt Enable Register) : A8H

	0	Disable
	1	Enable
INT1E	Enable	or disable External Interrupt 1
	0	Disable
	1	Enable
INT0E	Enable	or disable External Interrupt 0
	0	Disable
	1	Enable

# IE1 (Interrupt Enable Register 1) : A9H

7	6	5	4	3	2	1	0
-	-	INT11E	INT10E	INT9E	INT8E	INT7E	INT6E
-	-	RW	RW	RW	RW	RW	RW
						I	nitial value : 00H
		INT11E	Enable or dis	able USART1	Tx Interrupt		
			0 Disa	ble			
			1 Ena	ble			
		INT10E	Enable or dis	able USART1	Rx Interrupt		
			0 Disa	ble			
			1 Ena	ble			
		INT9E	Enable or dis	able I2C Inter	rupt		
			0 Disa	ble			
			1 Ena	ble			
		INT8E	Enable or dis	able SPI0 Inte	errupt		
			0 Disa	ble			
			1 Ena	ble			
		INT7E	Enable or dis	able USART0	) Tx Interrupt		
			0 Disa	ble			
			1 Ena	ble			
		INT6E	Enable or dis	able USART0	Rx Interrupt		
			0 Disa	ble			
			1 Ena	ble			

#### IE2 (Interrupt Enable Register 2) : AAH

7	6	5	4	3	2	1	0	
-	-	INT17E	INT16E	INT15E	INT14E	INT13E	INT12E	
-	-	RW	RW	RW	RW	RW	RW	
						I	nitial value : 00H	
		INT17E	Enable or dis	able Timer 5 I	nterrupt			
			0 Disable					
			1 Ena	ble				
		INT16E	Enable or dis	able Timer 4 I	nterrupt			
			0 Disa	ble				
			1 Ena	ble				
		INT15E	Enable or disable Timer 3 Interrupt					
			0 Disa	ble				
			1 Ena	ble				

INT14E	Enable or disable Timer 2 Interrupt
	0 Disable
	1 Enable
INT13E	Enable or disable Timer 1 Interrupt
	0 Disable
	1 Enable
INT12E	Enable or disable Timer 0 Interrupt
	0 Disable
	1 Enable

#### IE3 (Interrupt Enable Register 3) : ABH

7	6	5	4	3	2	1	0
-	-	INT23E	INT22E	INT21E	INT20E	INT19E	INT18E
R	R	RW	RW	RW	RW	RW	RW
						I	nitial value : 00H
		INT23E	Enable or dis	able SPI1 Inte	errupt		
			0 Disa	ble			
			1 Ena	ole			
		INT22E	Enable or dis	able BIT Inter	rupt		
			0 Disa	ble			
			1 Ena	ole			
		INT21E	Enable or dis	able WDT Inte	errupt		
			0 Disa	ble			
			1 Ena	ole			
		INT20E	Enable or dis	able WT Inter	rupt		
			0 Disa	ble			
			1 Ena	ole			
		INT19E	Enable or dis	able EEPRON	A Interrupt		
			0 Disa	ble			
			1 Ena				
		INT18E		able ADC Inte	errupt		
			0 Disa				
			1 Ena	ole			

# IE4 (Interrupt Enable Register 4) : ACH

7	6	5	4	3	2	1	0	
-	-	INT29E	INT28E	INT27E	INT26E	INT25E	INT24E	
R	R	RW	RW	RW	RW	RW	RW	
						I	nitial value : 00H	
		INT29E	Enable or dis	able External	Interrupt 5			
			0 Disable					
			1 Ena	ble				
		INT28E	Enable or dis	able External	Interrupt 4			
			0 Disa	ble				
			1 Ena	ble				
		INT27E	Enable or dis	able USART3	Tx Interrupt			
			0 Disa	ble				

1	Enable
Enable	or disable USART3 Rx Interrupt
0	Disable
1	Enable
Enable	or disable USART2 Tx Interrupt
0	Disable
1	Enable
Enable	or disable USART2 Rx Interrupt
0	Disable
1	Enable
	Enable 0 1 Enable 0 1 Enable 0

#### IE5 (Interrupt Enable Register 5) : ADH

7	6	5	4	3	2	1	0
-	-	INT35E	INT34E	INT33E	INT32E	INT31E	INT30E
R	R	RW	RW	RW	RW	RW	RW
						I	nitial value : 00H
		INT35E	Reserved				
			0 Disa	ble			
			1 Ena	ble			
		INT34E	Reserved				
			0 Disa	ble			
			1 Ena	ble			
		INT33E	Reserved				
			0 Disa	ble			
			1 Ena	ble			
		INT32E	Reserved				
			0 Disa				
			1 Ena				
		INT31E	Enable or dis	able External	Interrupt 7		
			0 Disa				
			1 Ena				
		INT30E		able External	Interrupt 6		
			0 Disa				
			1 ena	ble			

# IP (Interrupt Priority Register) : B8H

7	6	5	4	3	2	1	0
IP7	IP6	IP5	IP4	IP3	IP2	IP1	IP0
RW							

Initial value : 00H

## IP1 (Interrupt Priority Register 1) : F8H

7	6	5	4	3	2	1	0	
IP17	IP16	IP15	IP14	IP13	IP12	IP11	IP10	
RW								

Initial value : 00H

IP[7:0], Select Interrupt Group Priority

IP1[7:0]	IP1x	IPx	Description
	0	0	level 0 (lowest)
	0	1	level 1
	1	0	level 2
	1	1	level 3 (highest)

#### EIFLAG (External Interrupt Flag Register) : A4H

7	6	5	4	3	2	1	0
FLAG7	FLAG6	FLAG5	FLAG4	FLAG3	FLAG2	FLAG1	FLAG0
RW							
						I	nitial value : 00ł

FLAG[7:0]		rnal Interrupt is occurred, the flag becomes '1'. The flag can ared by writing a '0' to bit
	0	External Interrupt not occurred

1 External Interrupt occurred

#### EIEDGE (External Interrupt Edge Register) : A5H

7	6	5	4	3	2	1	0	
EDGE7	EDGE6	EDGE5	EDGE4	EDGE3	EDGE2	EDGE1	EDGE0	Ĩ
RW								
						I	nitial value : 0	0H

EDGE[7:0] Determines which type of edge or level sensitive interrupt may occ ur.

0 Level (default)

1 Edge

#### EIPOLA (External Interrupt Polarity Register) : A6H

7	6	5	4	3	2	1	0
POLA7	POLA6	POLA5	POLA4	POLA3	POLA2	POLA1	POLAO
RW							
						I	nitial value : 00H

**POLA[7:0]** According to EIEDGE, External interrupt polarity register has a different means. If EIEDGE is level type, external interrupt polarity is able to have Low/High level value. If EIEGDE is edge type, external interrupt polarity is able to have rising/ falling edge value. Level case:

- 0 When High level, Interrupt occurred (default)
- 1 When Low level, Interrupt occurred
  - Edge case:

0 When Rising edge, Interrupt occurred (default)

1 When Falling edge, Interrupt occurred

#### EIBOTH (External Interrupt Both Edge Enable Register) : A7H

7	6	5	4	3	2	1	0
BOTH7	BOTH6	BOTH5	BOTH4	BOTH3	BOTH2	BOTH1	BOTH 0
RW							

Initial value : 00H

#### **BOTH[7:0]** Determines which type of interrupt may occur, EIBOTH or EIEDGE+EIPOLA. if EIBOTH is enable, EIEDGE and EIPOLA r egister value don't matter

- 0 Disable (default)
- 1 Enable

#### EIENAB (External Interrupt Enable Register) : A3H

7	6	5	4	3	2	1	0
ENAB7	ENAB6	ENAB5	ENAB4	ENAB3	ENAB2	ENAB1	ENAB0
RW	RW	RW	RW	RW	RW	RW	RW
						I	nitial value : 00
	F	NABIZO	Control Exter	nal Interrunt			

ENAB[7:0] Control External Interrupt

1

0 Disable (default)

Enable

# **11. Peripheral Hardware**

# 11.1 Clock Generator

#### 11.1.1 Overview

As shown in Figure 11-1, the clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and the peripheral hardware. It contains main-frequency clock oscillator. The system clock operation can be easily obtained by attaching a crystal between the XIN and XOUT pin, respectively. The system clock can also be obtained from the external oscillator. In this case, it is necessary to put the external clock signal into the XIN pin and open the XOUT pin. The default system clock is INT-RC Oscillator and the default division rate is two. In order to stabilize system internally, use 1MHz RING oscillator for BIT, WDT and ports de-bounce.

- Calibrated Internal RC Oscillator (16 MHz / ±2%)
  - . INT-RC OSC/1 (16 MHz)
  - . INT-RC OSC/2 (8 MHz, Default system clock)
  - . INT-RC OSC/4 (4 MHz)
  - . INT-RC OSC/8 (2 MHz)
- Crystal Oscillator (1~10 MHz)
- Sub-Clock Crystal Oscillator (32.768 KHz)
- PLL output (14.75 MHz)

#### 11.1.2 Block Diagram



Figure 11-1 Clock Generator Block Diagram

#### 11.1.3 Register Map

#### Table 11-1 Register Map

Name	Address	Dir	Default	Description
SCCR	8AH	R/W	24H	System and Clock Control Register
PLLCR	D9H	R/W	00H	PLL Control Register

#### 11.1.4 Clock Generator Register description

The Clock Generation Register uses clock control for system operation. The clock generation consists of System and Clock register.

#### 11.1.5 Register description for Clock Generator

7	6	5	4	L .	3	2	1	0
STOP1	DIV1	DIV0	CB	YS	ISTOP	XSTOP	CS1	CS0
RW	RW	RW	RA	W	RW	RW	RW	RW
								Initial value : 2
		STOP1	Contro	ol the STOF	P Mode.			
			,	when PC0 set this bit.	DN=0x03,	It is applied	. But when	PCON=0x01,
			0	STOP2	Mode (at l	PCON=0x03)	(default)	
			1	STOP1	Mode (at l	PCON=0x03)		
		DIV[1:0]		when using		system clock as system clo		division rate. on rate come
			Note)	To change	by softwa	ire, CBYS set	to '1'	
			DIV1	DIV0	description	on		
			0	0	fINTRC/1	(16MHz)		
			0	1	fINTRC/2	2 (8MHz) (defa	ault)	
			1	0	fINTRC/4	4 (4MHz)		
			1	1	fINTRC/8	3 (2MHz)		
		CBYS	( )					
			0	Clock ch	anged by	hardware dur	ing stop mod	e (default)
			1	Clock ch	anged by	software		
		ISTOP		ol the operation when CBY		T-RC Oscillati applied	on	
			0	RC-Osci	illation ena	able (default)		
			1	RC-Osci	illation dis	able		
		XSTOP						
			0	X-Tal Os	scillation e	enable		

# SCCR (System and Clock Control Register) : 8AH

X-Tal Oscillation disable (default)

1



CS[1:0]			em Clock bit, reflection point is decided
	CS1	CS0	Description
	0	0	fINTRC INTRC (16 MHz)
	0	1	fXIN Main Clock (1~10 MHz)

 1
 fXIN Main Clock (1~10 MHz)

 0
 fSUB / fPLL (32.768 KHz, 14.75MHz)

 1
 fRING (125 KHz)

1 1

# PLLCR (Phase Locked Loop Control Register) : D9H

7	6	5	4	3	2	1	0			
PLLSTAT	PLLCKS	VDConSUB		PLLFB	PL	LPD	PLLEN			
R	RW	RW	RW	RW	RW	RW	RW			
							Initial value : 00H			
	I	PLLSTAT	PLL Statu	s flag (read o	only bit)					
			0 F	LL output is	Fvcoin (32.768Kł	Hz bypass)				
			1 PLL output is Fpll							
		PLLCKS	PLL output clock selection control PLLEN should be set "1" to use bypass control. PLL VCO would not stop in the case of PLLCKS is "0" (32KHz). In addition, this bit automatically set by interrupt event on sub-active or power down.							
			0 F	LL output is	Fvcoin (32.768Kł	Iz bypass, def	ault)			
			1 F	LL output is	Fpll					
	V	DConSUB	Normal P	ower Selectio	on for PLLCKS co	ntrol				
			0 (	<ul> <li>Limited VE</li> <li>default)</li> </ul>	bower when PLLC DC consumes al	pout 0.1mA te	o drive 1mA			
					e, user must care	•	•			
			Normal VDC power when PLLCKS is "0" (32.768KHz) - Normal VDC consumes about 1mA to drive about 10mA							
	Р	LLFB[1:0]	PLL Feedback Divider control							
			PLLFB1	PLLFB0	description					
			0	0	FBdiv = 674 (N	ot valid)				
			0	1	FBdiv = 562 (N	ot valid)				
			1	0	FBdiv = 450					
			1	1	FBdiv = 338					
	Р	LLPD[1:0]	PLL Post	Divider Conti	ol					
			PLLPD1	PLLPD0	description					
			0	0	M = 1					
			0	1	M = 2					
			1	0	M = 4					
			1	1	M = 8					
		PLLEN	PLL Enab	le control						
				PLL disable (2 PLL enable	2 SUB-OSC clock	need for disa	ble, default)			

Fvco = Fvcoin \* FBdiv  $\mathbf{Fpll} = \mathbf{Fvco} / \mathbf{M}$ 

Fvco = (32.768 KHz \* 450) = 14.7456 MHz Fvco = (32.768 KHz \* 338) = 11.075584 MHz

#### 11.1.6 Power control for 32.768KHz Clock operation

The Z51F6412 MCU features two different way to use 32.768KHz operation. First, user can select 32.768KHz clock on PLL disable as a low power operation(Sub-active mode,

CS[1:0] = 0x2 of SCCR, PLLCKS = "0" and PLLEN = "0" of PLLCR). In this mode, user also has to care about power consumption of whole chip. Because, to achieve lower power consumption in sub-active mode, The Z51F6412 MCU has a smaller SUB-ACTIVE VDC(voltage Down Converter) which is automatically enable in sub-active mode and has only 1mA current capability while main VDC(for normal operation) is off.

Second, if user wanted to use 32.768KHz on PLL enable(CS[1:0] = 0x2 of SCCR, PLLCKS = "0" and PLLEN = "1" of PLLCR), in this case PLL VCO block would not stop so need more power than the first case. In this case, user can select VDC mode with VDConSUB bit of PLLCR. If VDConSUB = "0", then main 10mA VDC is off and only SUB\_ACTIVE VDC of 1mA is available. If user set VDConSUB = "1", main VDC, which has 10mA of current drive capability for 1.8V output, will work for 32.768KHz and main VDC itself will consume about 1mA current to operate while SUB\_ACTIVE VDC consume 0.1mA.

PLLEN@PLLCR (PLLCKS = 0)	VDConSUB@PLLCR (PLLCKS = 0)	MAIN VDC	SUB VDC	VDC current capability	VDC current consumption
	1	ON	OFF	20mA@1.8V	1mA
1	0	OFF	ON	1mA@1.8V	0.1mA
0	X (don't care)	OFF	ON	1mA@1.8V	0.1mA

#### Table 11-2 VDC current consumption

# 11.2 BIT

#### 11.2.1 Overview

The Z51F6412 MCU features one 8-bit Basic Interval Timer that is free-run and can't stop. Block diagram is shown in Figure 11-2. In addition, the Basic Interval Timer generates the time base for watchdog timer counting. It also provides a Basic interval timer interrupt (BITF).

The Z51F6412 MCU features these Basic Interval Timer (BIT) features:

- During Power On, BIT gives a stable clock generation time
- On exiting Stop mode, BIT gives a stable clock generation time
- As clock function, time interrupt occurrence



#### 11.2.2 Block Diagram

Figure 11-2 BIT Block Diagram

#### 11.2.3 Register Map

#### Table 11-3 Register Map

Name	Address	Dir	Default	Description
BCCR	8BH	R/W 05H BIT Clock Control Register		BIT Clock Control Register
BITR	8CH	R	00H	Basic Interval Timer Register

#### 11.2.4 Bit Interval Timer Register description

The Bit Interval Timer Register consists of BIT Clock control register (BCCR) and Basic Interval Timer register (BITR). If BCLR bit set to '1', BITR becomes '0' and then counts up. After 1 machine cycle, BCLR bit is cleared as '0' automatically.

# 11.2.5 Register description for Bit Interval Timer

### BCCR (BIT Clock Control Register) : 8BH

7	6	5	4	3	2	1	0
BITF	-	-		BCLR	BCK2	BCK1	BCK0
RW	R	R	R	RW	RW	RW	RW
						I	nitial value : 05ł
			When BIT Inte '0' to this bit.	errupt occurs,	this bit becor	nes '1'. For cl	earing bit, write
			0 no ge	neration			
			1 gener	ation			
		BCLR	If BCLK Bit is	written to '1',	BIT Counter is	cleared as '0	
			0 Free	Running			
			1 Clear	Counter			
	E	BCK[2:0]	Select BIT ove	erflow period (	BIT Clock ≒3	.9 KHz)	
			BCK2 BCk	1 BCK0			
			0 0	0	0.512msec (B	IT Clock * 2)	
			0 0	1	1.024msec		
			0 1	0	2.048msec		
			0 1	1	4.096msec		
			1 0	0	8.192msec		
			1 0	1	16.384msec (	default)	
			1 1	0	32.768msec		
			1 1	1	65.536msec		
BITR (Basio	c Interval Tir	ner Registe	r) : 8CH				
7	6	5	4	3	2	1	0
BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO

7	6	5	4	3	2	1	0	
BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	1
R	R	R	R	R	R	R	R	
						I	nitial value : 00	ЭH

BIT[7:0] **BIT Counter** 

# 11.3 WDT

#### 11.3.1 Overview

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state. The watchdog timer signal for detecting malfunction can be selected either a reset CPU or an interrupt request. When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals. It is possible to use free running 8-bit timer mode (WDTRSON='0') or watch dog timer mode (WDTRSON='1') as setting WDTMR[6] bit. If writing WDTMR[5] to '1', WDT counter value is cleared and counts up. After 1 machine cycle, this bit has '0' automatically. The watchdog timer consists of 8-bit binary counter and the watchdog timer data register. When the value of 8-bit binary counter is equal to the 8 bits of WDTR, the interrupt request flag is generated. This can be used as Watchdog timer interrupt or reset the CPU in accordance with the bit WDTRSON.

The clock source of Watch Dog Timer is BIT overflow output. The interval of watchdog timer interrupt is decided by BIT overflow period and WDTR set value. The equation is as below

WDT Interrupt Interval = (BIT Interrupt Interval) X (WDTR Value+1)



# 11.3.2 Block Diagram

Figure 11-3 WDT Block Diagram

#### 11.3.3 Register Map

#### Table 11-4 Register Map

Name	Address	Dir	Default	Description
WDTR	8EH	W	FFH	Watch Dog Timer Register
WDTCR	8EH	R	00H	Watch Dog Timer Counter Register
WDTMR	8DH	R/W	00H	Watch Dog Timer Mode Register

#### 11.3.4 Watch Dog Timer Register description

The Watch dog timer (WDT) Register consists of Watch Dog Timer Register (WDTR), Watch Dog Timer Counter Register (WDTCR) and Watch Dog Timer Mode Register (WDTMR).

#### 11.3.5 Register description for Watch Dog Timer

#### WDTR (Watch Dog Timer Register: Write Case) : 8EH

7	6	5	4	3	2	1	0
WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0
W	W	W	W	W	W	W	W

Initial value : FFH

WDTR[7:0] Set a period

WDT Interrupt Interval=(BIT Interrupt Interval) x(WDTR Value+1)

Note) To guarantee proper operation, the data should be greater than 01H.

#### WDTCR (Watch Dog Timer Counter Register: Read Case) : 8EH

7	6	5	4	3	2	1	0	
WDTCR7	WDTCR6	WDTCR5	WDTCR4	WDTCR3	WDTCR2	WDTCR1	WDTCR0	
R	R	R	R	R	R	R	R	

Initial value : 00H

WDTCR[7:0] WDT Counter

#### WDTMR (Watch Dog Timer Mode Register) : 8DH

7	6	5	4	3	2	1	0		
WDTEN	WDTRSON	WDTCL	-	-	-	-	WDTIFR		
RW	RW	RW	-	-	-	-	RW		
							nitial value : 00H		
	WDTEN			operation					
			0 disab	le					
			1 enable						
	W	DTRSON	Control WDT Reset operation						
			0 Free Running 8-bit timer						
			1 Watc	n Dog Timer F	Reset ON				
	١	WDTCL	Clear WDT Counter						
			0 Free	Run					
			1 Clear	WDT Counte	r (auto clear a	fter 1 Cycle)			
	۷	NDTIFR	When WDT Ir '0' to this bit o		•		clearing bit, write		
			0 WDT	Interrupt no g	eneration				

Z51F6412 Product Specification

#### 11.3.6 WDT Interrupt Timing Waveform



Figure 11-4 WDT Interrupt Timing Waveform

# 11.4 WT

#### 11.4.1 Overview

The watch timer has the function for RTC (Real Time Clock) operation. It is generally used for RTC design. The internal structure of the watch timer consists of the clock source select circuit, timer counter circuit, output select circuit and watch timer mode register. To operate the watch timer, determine the input clock source, output interval and set WTEN to '1' in watch timer mode register (WTMR). It is able to execute simultaneously or individually. To stop or reset WT, clear the WTEN bit in WTMR register. Even if CPU is STOP mode, sub clock is able to be alive so WT can continue the operation. The watch timer counter circuits may be composed of 21-bit counter which is low 14-bit with binary counter and high 7-bit with auto reload counter in order to raise resolution. In WTR, it can control WT clear and set Interval value at write time, and it can read 7-bit WT counter value at read time.



#### 11.4.2 Block Diagram

Figure 11-5 Watch Timer Block Diagram

#### 11.4.3 Register Map

Table 11-5 Register Map

Name	Address	Dir	Default	Description
WTMR	9DH	R/W	00H	Watch Timer Mode Register
WTR	9EH	W	7FH	Watch Timer Register
WTCR	9EH	R	00H	Watch Timer Counter Register

#### 11.4.4 Watch Timer Register description

The watch timer register (WT) consists of Watch Timer Mode Register (WTMR), Watch Timer Counter Register (WTCR) and Watch Timer Register (WTR). As WTMR is 6-bit writable/readable register, WTMR can control the clock source (WTCK), interrupt interval (WTIN) and function enable/disable (WTEN). Also there is WT interrupt flag bit (WTIFR).

#### 11.4.5 Register description for Watch Timer

7	6	5	4		3	2	1	0	
WTEN	-	-	WTIFR	e w	TIN1	WTINO	WTCK1	WTCK0	
RW	-	-	RW	R	Ŵ	RW	RW	RW	
								Initial value : 0	
		WTEN	Control Watch Timer						
		0 disable							
			1 e	nable					
		WTIFR	R When WT Interrupt occurs, this bit becomes '1'. For write '0' to this bit or auto clear by INT_ACK signal.						
			0 W	/T Interrup	t no gei	neration			
		1 WT Interrupt generation							
	,	WTIN[1:0]	Determin						
			WTIN1	WTIN0	descr	iption			
			0	0	fwck/	2048			
			0	1	fwck/	8192			
			1	0	fwck/	16384			
			1	1	fwck/	16384 x (7bit )	WT Value)		
	١	NTCK[1:0]	Determine Source Clock						
			WTCK1	WTCK0	descr	iption			
			0	0	fsub				
			0	1	fx/256	6			
			1	0	fx/128	3			
			1	1	fx/64				
	Remark:	fx- Main sys	tem clock o	scillation fr	equenc	;y			
		fsub- Sub cl	ock oscillati	on frequen	cy.	-			
		fwck- select							

# WTMR (Watch Timer Mode Register) : 9DH

# WTR (Watch Timer Register: Write Case) : 9EH

7	6	5	4	3	2	1	0		
WTCL	WTR6	WTR5	WTR4	WTR3	WTR2	WTR1	WTR0		
W	W	W	W	W	W	W	W		
	Initial value : 7F								
WTCL Clear WT Counter									
	0 Free Run								
	1 Clear WT Counter (auto clear after 1 Cycle)								
	WTR[6:0] Set WT period								
	WT Interrupt Interval=(fwck/2^14) x(7bit WT Value+1)								
Note) To guarantee proper operation, it is greater than 01H to write WTF									
WTCR (Watch Timer Counter Register: Read Case) : 9EH									

7	6	5	4	3	2	1	0
	WTCR6	WTCR5	WTCR4	WTCR3	WTCR2	WTCR 1	WTCR0
-	R	R	R	R	R	R	R
						I	nitial value : 00H

WTCR[6:0] WT Counter
# 11.5 Timer/PWM

### 11.5.1 8-bit Timer/Event Counter 0, 1

#### 11.5.1.1 Overview

Timer 0 and timer 1 can be used either two 8-bit timer/counter or one 16-bit timer/counter with combine them. Each 8-bit timer/event counter module has multiplexer, 8-bit timer data register, 8-bit counter register, mode register, input capture register, comparator. For PWM, it has PWM register (T1PPR, T1PDR, T1PWHR).

It has seven operating modes:

- 8 Bit Timer/Counter Mode
- 8 Bit Capture Mode
- 8 Bit Compare Output Mode
- 16 Bit Timer/Counter Mode
- 16 Bit Capture Mode
- 16 Bit Compare Output Mode
- PWM Mode

Note> TxDR must be set to higher than 0x03 for guaranteeing operation.

The timer/counter can be clocked by an internal or external clock source (external EC0). The clock source is selected by clock select logic which is controlled by the clock select (T0CK[2:0], T1CK[1:0]).

- TIMER0 clock source : fX/2, 4, 16, 64, 256, 1024, 4096, EC0
- TIMER1 clock source : fX/1, 2, 16, T0CK

In the capture mode, by INT0, INT1, the data is captured into Input Capture Register. The TIMER 0 outputs the compare result to T0 port in 8/16-bit mode. Also the timer 1 outputs the result T1 port in the timer mode and the PWM waveform to PWM3 in the PWM mode.

16 Bit	CAP0	CAP1	PWM1E	T0CK[2:0]	T1CK[1:0]	T0/1_PE	TIMER 0	Timer 1	
0	0	0	0	XXX	XX	00	8 Bit Timer	8 Bit Timer	
0	0	1	0	111	XX	00	8 Bit Event Counter	8 Bit Capture	
0	1	0	0	XXX	XX	01	8 Bit Capture	8 Bit Compare Output	
0	0	0	1	XXX	XX	11	8 Bit Timer/Counter	10 Bit PWM	
1	0	0	0	XXX	11	00	16 B	it Timer	
1	0	0	0	111	11	00	16 Bit Ev	ent Counter	
1	1	1	0	XXX	11	00	16 Bit Capture		
1	0	0	0	XXX	11	01	16 Bit Compare Output		

#### Table 11-6 Operating Modes of Timer

### 11.5.1.2 8 Bit Timer/Counter Mode



The 8-bit Timer/Counter Mode is selected by control registers as shown in Figure 11-6.

Figure 11-6 Bit Timer/Event Counter2, 3 Block Diagram

The two 8-bit timers have each counter and data register. The counter register is increased by internal or external clock input. The timer 0 can use the input clock with 2, 4, 8, 32, 128, 512, 2048 prescaler division rates (T0CK[2:0]). The timer 1 can use the input clock with 1, 2, 8 and timer 0 overflow clock (T1CK[1:0]). When the value of T0, 1value and the value of T0DR, T1DR are respectively identical in Timer 0, 1, the interrupt of timer P2, 3 occurs. The external clock (EC0) counts up the timer at the rising edge. If EC0 is selected from T0CK[2:0], EC0 port becomes input port. The timer 1 can't use the external EC0 clock.

# Z51F6412 Product Specification



Figure 11-7 Timer/Event Counter0, 1 Example



Figure 11-8 Operation Example of Timer/Event Counter0, 1

#### 11.5.1.3 16 Bit Timer/Counter Mode

The timer register is being run with all 16bits. A 16-bit timer/counter register T0, T1 are incremented from 0003H to FFFFH until it matches T0DR, T1DR and then resets to 0000H. the match output generates the Timer 0 interrupt (no timer 1 interrupt). The clock source is selected from T0CK[2:0] and T1CK[1:0] must set 11b and 16BIT bit must set to '1'. The timer 0 is LSB 8-bit, the timer 1 is MSB 8-bit. T0DR must not be 0x00(0x01~0xFF). The 16-bit mode setting is shown as Figure 11-19.



Figure 11-9 16 Bit Timer/Event Counter0, 1 Block Diagram

### 11.5.1.4 8-Bit Capture Mode

The timer 0, 1 capture mode is set by CAP0, CAP1 as '1'. The clock source can use the internal/external clock. Basically, it has the same function of the 8-bit timer/counter mode and the interrupt occurs at T0, 1 and T0DR, T1DR matching time, respectively. The capture result is loaded into CDR0, CDR1. The T0, T1 value is automatically cleared by hardware and restarts counter.

This timer interrupt in capture mode is very useful when the pulse width of captured signal is wider than the maximum period of timer.

As the EIEDGE and EIPOLA register setting, the external interrupt INT0, INT1 function is chosen.

The CDR0, T0 and T0DR are in same address. In the capture mode, reading operation is read the CDR0, not T0DR because path is opened to the CDR0. The CDR1 has the same function.

# Z51F6412 Product Specification





Figure 11-10 8-bit Capture Mode for Timer0, 1

# Z51F6412 Product Specification Zilog





Figure 11-11 Input Capture Mode Operation of Timer 0, 1



Figure 11-12 Express Timer Overflow in Capture Mode

#### 11.5.1.5 16 Bit Capture Mode

The 16-bit capture mode is the same operation as 8-bit capture mode, except that the timer register uses 16 bits.

The clock source is selected from T0CK[2:0] and T1CK[1:0] must set 11b and 16BIT2 bit must set to '1'. The 16-bit mode setting is shown as Figure 11-13



Figure 11-13 16-bit Capture Mode of Timer 0, 1

### 11.5.1.6 PWM Mode

The timer 1 has a PWM (pulse Width Modulation) function. In PWM mode, the T1/PWM1 output pin outputs up to 10-bit resolution PWM output. This pin should be configured as a PWM output by set T1\_PE to '1'. The period of the PWM output is determined by the T1PPR (PWM period register) + T1PWHR[3:2] + T1PWHR[1:0]

PWM Period = [ T1PWHR[3:2]T1PPR ] X Source Clock PWM Duty = [ T1PWHR[1:0] T1PDR ] X Source Clock Note> T1PPR must be set to higher than T1PDR for guaranteeing operation.

D	Frequency								
Resolution	T1CK[1:0]=00 (125ns)	T1CK[1:0]=01 (250ns)	T1CK[1:0]=10 (2us)						
10 Bit	7.8KHz	3.9KHz	0.49KHz						
9 Bit	15.6KHz	7.8KHz	0.98KHz						
8 Bit	31.2KHz	15.6KHz	1.95KHz						
7 Bit	62.4KHz	31.2KHz	3.91KHz						

The POL bit of T1CR register decides the polarity of duty cycle. If the duty value is set same to the period value, the PWM output is determined by the bit POL (1: High, 0: Low). And if the duty value is set to "00H", the PWM output is determined by the bit POL (1: Low, 0: High).



Figure 11-14 PWM Mode



Figure 11-15 Example of PWM at 4MHz



Figure 11-16 Example of Changing the Period in Absolute Duty Cycle at 4Mhz

#### 11.5.1.7 8-Bit (16 Bit) Compare Output Mode

If the T1 (T0+T1) value and the T1DR (T0DR+T1DR) value are matched, T1/PWM1 port outputs. The output is 50:50 of duty square wave, the frequency is following

 $f_{COMP} = \frac{\text{Oscillator Frequency}}{2 \times \text{Prescaler Value} \times (TDR + 1)}$ 

To export the compare output as T1/PWM1, the T1\_PE bit in the T1PWHR register must set to '1'.

#### 11.5.1.8 Register Map

Table 11-8 Register Map

Name	Address	Dir	Default	Description
T0CR	B2	R/W	00H	Timer 0 Mode Control Register
ТО	B3	R	00H	Timer 0 Register
T0DR	B3	W	FFH	Timer 0 Data Register
CDR0	B3	R	00H	Capture 0 Data Register
T1CR	B4	R/W	00H	Timer 1 Mode Control Register
T1DR	B5	W	FFH	Timer 1 Data Register
T1PPR	B5	W	FFH	Timer 1 PWM Period Register
T1	B6	R	00H	Timer 1 Register
T1PDR	B6	R/W	00H	Timer 1 PWM Duty Register
CDR1	B6	R	00H	Capture 1 Data Register
T1PWHR	B7	W	00H	Timer 1 PWM High Register

#### 11.5.1.9 Timer/Counter 0, 1 Register description

The Timer/Counter 0, 1 Register consists of Timer 0 Mode Control Register (T0CR), Timer 0 Register (T0), Timer 0 Data Register (T0DR), Capture 0 Data Register (CDR0), Timer 1 Mode Control Register (T1CR), Timer 1 Data Register (T1DR), Timer 1 PWM Period Register (T1PPR), Timer 1 Register (T1), Timer 1 PWM Duty Register (T1PPR), Capture 1 Data Register (CDR1) and Timer 1 PWM High Register (T1PWHR).

#### 11.5.1.10 Register description for Timer/Counter 0, 1

7	6	5	4	3	2	1	0	
TOEN	T0_PE	CAP0	T0CK2	T0CK1	T0CK0	TOCN	TOST	
RW	RW	RW	RW	RW	RW	RW	RW	

Initial value : 00H

**T0EN** Control Timer 0

	0	Timer 0 dis	able	
	1	Timer 0 en	able	
T0_PE	Control	Timer 0 Out	tput port	
	0	Timer 0 Ou	ıtput disabl	e
	1	Timer 0 Ou	Itput enable	e
CAP0	Control	Timer 0 ope	eration mod	de
	0	Timer/Cour	nter mode	
	1	Capture mo	ode	
T0CK[2:0]	Select -	Fimer 0 cloc	k source. F	x is main system clock frequency
	T0CK2	T0CK1	T0CK0	Description
	0	0	0	fx/2
	0	0	1	fx/4
	0	1	0	fx/16
	0	1	1	fx/64
	1	0	0	fx/256
	1	0	1	fx/1024
	1	1	0	fx/4096
	1	1	1	External Clock (EC0)
TOCN	Control	Timer 0 Co	unt pause/o	continue
	0	Temporary	count stop	)
	1	Continue c	ount	
TOST	Control	Timer 0 sta	rt/stop	
	0	Counter sto	ор	
	1	Clear coun	ter and sta	rt

# T0 (Timer 0 Register: Read Case) : B3H

7	6	5	4	3	2	1	0	
T07	T06	T05	T04	T03	T02	T01	T00	
R	R	R	R	R	R	R	R	
						I	nitial value : 00	)H

T0[7:0] T0 Counter data

# T0DR (Timer 0 Data Register: Write Case) : B3H

7	6	5	4	3	2	1	0
T0D7	T0D6	T0D5	T0D4	T0D3	T0D2	T0D1	TODO
W	W	W	W	W	W	W	W
						li li	nitial value : FFI

T0D[7:0] T0 Compare data

#### CDR0 (Capture 0 Data Register: Read Case) : B3H

7	6	5	4	3	2	1	0	
CDR07	CDR06	CDR05	CDR04	CDR03	CDR02	CDR01	CDR00	
R	R	R	R	R	R	R	R	
						I	nitial value : 0	ЮH

CDR0[7:0] T0 Capture data

A Distantia tale

# T1CR (Timer 1 Mode Count Register) : B4H

7	6	5	4	3	2	1	0
POL	16BIT	PWM1E	CAP1	T1CK1	T1CK0	T1CN	T1ST
RW	RW	RW	RW	RW	RW	RW	RW
							Initial value : 00
		POL	Configure	PWM polarity			
			0 N	egative (Duty M	atch: Clear)		
			1 P	ositive (Duty Ma	tch: Set)		
		16BIT	Select Tim	ner 1 8/16Bit			
				Bit			
				6 Bit			
		PWM1E		VM enable			
				WM disable			
				WM enable			
		CAP1		mer 1 mode			
				mer/Counter mo	ode		
	-			apture mode	<b>T</b>		
	I	1CK[1:0]	system.	ock source of	Timer 1. FX I	s the freque	ncy of main
			T1CK1	T1CK0	description		
			0	0	fx		
			0	1	fx/2		
			1	0	fx/16		
			1	1	Use Timer 0 Clo	ock	
		T1CN	Control Ti	mer 1 Count pau	use/continue		
			0 Te	emporary count	stop		
			1 C	ontinue count			
		T1ST	Control Ti	mer 1 start/stop			
				ounter stop			
			1 C	lear counter and	start		

# T1DR (Timer 1 Data Register: Write Case) : B5H

7	6	5	4	3	2	1	0
T1D7	T1D6	T1D5	T1D4	T1D3	T1D2	T1D1	T1D0
W	W	W	W	W	W	W	W
						li li	nitial value : FFF

T1D[7:0] T1 Compare data

# T1PPR (Timer 1 PWM Period Register: Write Case PWM mode only) : B5H

7	6	5	4	3	2	1	0
T1PP7	T1PP6	T1PP5	T1PP4	T1PP3	T1PP2	T1PP1	T1PP0
W	W	W	W	W	W	W	W
						li li	nitial value : FFI

T1PP[7:0] T1 PWM Period data

#### T1 (Timer 1 Register: Read Case) : B6H

Z51F6412 Product Specification

zilog

7	6	5	4	3	2	1	0
T17	T16	T15	T14	T13	T12	T11	T10
R	R	R	R	R	R	R	R
							nitial value : 00

T1[7:0] T1 Counter Period data

#### T1PDR (Timer 1 PWM Duty Register) : B6H

7	6	5	4	3	2	1	0
T1PD7	T1PD6	T1PD5	T1PD4	T1PD3	T1PD2	T1PD1	T1PD0
RW							

Initial value : 00H

T1PD[7:0]

Note) only write, when PWM3E '1'

T1 PWM Duty data

# CDR1 (Capture 1 Data Register: Read Case) : B6H

7	6	5	4	3	2	1	0
CDR17	CDR16	CDR15	CDR14	CDR13	CDR12	CDR11	CDR10
R	R	R	R	R	R	R	R
						I	nitial value : 00H

CDR3[7:0] T1 Capture data

# T1PWHR (Timer 1 PWM High Register) : B7H

7	6	5	4	3	2	1	0		
T1_PE	-	-	-	PW1H3	PW1H2	PW1H1	PW1H0		
RW	-	-	-	RW	RW	RW	RW		
							nitial value : 00H		
		operation careful							
	0 Timer 1 Output disable								
			1 Timer	1 Output ena	ble				
	Р	W1H[3:2]	PWM period	High value (B	it [9:8])				
	PW1H[1:0] PWM duty High value (Bit [9:8])								
PERIOD: PW1H3 PW1H2 T1PPR[7:0]   DUTY: PW1H1 PW1H0 T1PDR[7:0]									

### 11.5.2 16-bit Timer/Event Counter 2, 3, 4, 5

### 11.5.2.1 Overview

The 16-bit timer  $x(2\sim5)$  consists of Multiplexer, Timer Data Register High/Low, Timer Register High/Low, Timer Mode Control Register, PWM Duty High/Low, PWM Period High/Low Register It is able to use internal 16-bit timer/ counter without a port output function.

The 16-bit timer x is able to use the divided clock of the main clock selected from prescaler output.

# 11.5.2.2 16-Bit Timer/Counter Mode

In the 16-bit Timer/Counter Mode, If the TxH + TxL value and the TxDRH + TxDRL value are matched, T3/PWM3 port outputs. The output is 50:50 of duty square wave, the frequency is following

$$f_{COMP} = \frac{\text{Timer Clock Frequency}}{2 \times \text{Prescaler Value} \times (TxDR+1)}$$

 $f_{COMP}$  is timer output frequency and TxDR is the 16 bits value of TxDRH and TxDRL. To export the compare output as Tx/PWMx, the Tx\_PE bit in the TxCR1 register must set to '1'. The 16-bit Timer/Counter Mode is selected by control registers as shown in Figure 11-17



Figure 11-17 Timer4 16-bit Mode Block Diagram

#### 11.5.2.3 16-Bit Capture Mode

The timer X(2~5) capture mode is set by CAPx as '1' in TxCR register. The clock is same source as Output Compare mode. The interrupt occurs at TxH, TxL and TxDRH, TxDRL matching time. The capture result is loaded into CDRxH, CDRxL. The TxH, TxL value is automatically cleared( $0000_H$ ) by hardware and restarts counter.

This timer interrupt in capture mode is very useful when the pulse width of captured signal is wider than the maximum period of timer. As the EIEDGE and EIPOLA register setting, the external interrupt INTx function is chosen.

The CDRxH, PWMxHDR and TxH are in same address. In the capture mode, reading operation is read the CDRxH, not TxH because path is opened to the CDRxH. PWMxHDR will be changed in writing operation. The PWMxLDR, TxL, CDRxL has the same function.



Figure 11-18 16-bit Capture Mode of Timer x

### 11.5.2.4 PWM Mode

The timer X(2~5) has a PWM (pulse Width Modulation) function. In PWM mode, the TX/PWMX output pin outputs up to 16-bit resolution PWM output. This pin should be configured as a PWM output by set TX\_PE to '1'. The PWM output mode is determined by the PWMxHPR, PWMxLPR, PWMxHDR and PWMxLDR. And you should configure PWMxE bit to "1" in TxCR register

PWM Period = [ PWMxHPR, PWMxLPR ] X Source Clock

PWM Duty = [ PWMxHDR, PWMxLDR ] X Source Clock

		Frequency	
Resolution	TxCK[2:0]=000 (125ns)	TxCK[2:0]=010 (500ns)	TxCK[2:0]=011 (1us)
16-bit	122.070Hz	30.469Hz	15.259Hz
15-bit	244.141Hz	60.938Hz	30.518Hz
10-bit	7.8125KHz	1.95KHz	976.563Hz
9-bit	15.625KHz	3.9KHz	1.953KHz
8-bit	31.25KHz	7.8KHz	3.906KHz

The POL bit of TxCR register decides the polarity of duty cycle. If the duty value is set same to the period value, the PWM output is determined by the bit POL (1: High, 0: Low). And if the duty value is set to "00H", the PWM output is determined by the bit POL (1: Low, 0: High).



Figure 11-19 PWM Mode



Figure 11-20 Example of PWM at 8MHz

## 11.5.2.5 Register Map

#### Table 11-10 Register Map

Name	Address	Dir	Default	Description
T2CR	BA <sub>H</sub>	R/W	00н	Timer 2 Mode Control Register
T2CR1	BB <sub>H</sub>	R/W	00н	Timer 2 Mode Control Register 1
T2L	BC <sub>H</sub>	R	00 <sub>H</sub>	Timer 2 Low Register
PWM2LDR	BC <sub>H</sub>	R/W	00 <sub>H</sub>	PWM 2 Duty Low Register
CDR2L	ВСн	R	00н	Timer 2 Capture Data Low Register
T2H	BD <sub>H</sub>	R	00 <sub>H</sub>	Timer 2 High Register
PWM2HDR	BD <sub>H</sub>	R/W	00 <sub>H</sub>	PWM 2 Duty High Register
CDR2H	BD <sub>H</sub>	R	00н	Timer 2 Capture Data High Register
T2DRL	BEH	W	FF <sub>H</sub>	Timer 2 Data Register Low
PWM2LPR	BE <sub>H</sub>	W	FF <sub>H</sub>	PWM 2 Period Low Register
T2DRH	BF <sub>H</sub>	W	FF <sub>H</sub>	Timer 2 Data Register High
PWM2HPR	BF <sub>H</sub>	W	FF <sub>H</sub>	PWM 2 Period High Data Register
T3CR	C2 <sub>H</sub>	R/W	00н	Timer 3 Mode Control Register
T3CR1	C3 <sub>H</sub>	R/W	00 <sub>H</sub>	Timer 3 Mode Control Register 1
T3L	C4 <sub>H</sub>	R	00 <sub>H</sub>	Timer 3 Low Register
PWM3LDR	C4 <sub>H</sub>	R/W	00н	PWM 3 Duty Low Register
CDR3L	C4 <sub>H</sub>	R	00н	Timer 3 Capture Data Low Register
ТЗН	C5 <sub>H</sub>	R	00 <sub>H</sub>	Timer 3 High Register
<b>PWM3HDR</b>	C5 <sub>H</sub>	R/W	00 <sub>H</sub>	PWM 3 Duty High Register
CDR3H	С5н	R	00н	Timer 3 Capture Data High Register
T3DRL	С6н	W	FF <sub>H</sub>	Timer 3 Data Register Low
PWM3LPR	C6 <sub>H</sub>	W	FF <sub>H</sub>	PWM 3 Period Low Register
T3DRH	C7 <sub>H</sub>	W	FF <sub>H</sub>	Timer 3 Data Register High

# Z51F6412 Product Specification



PWM3HPR	C7 <sub>H</sub>	W	FF <sub>H</sub>	PWM 3 Period High Data Register
T4CR	CA <sub>H</sub>	R/W	00 <sub>Н</sub>	Timer 4 Mode Control Register
T4CR1	CB <sub>H</sub>	R/W	00н	Timer 4 Mode Control Register 1
T4L	CC <sub>H</sub>	R	00 <sub>H</sub>	Timer 4 Low Register
PWM4LDR	CC <sub>H</sub>	R/W	00 <sub>H</sub>	PWM 4 Duty Low Register
CDR4 L	ССн	R	00н	Timer 4 Capture Data Low Register
T4 H	CD <sub>H</sub>	R	00н	Timer 4 High Register
PWM4 HDR	CD <sub>H</sub>	R/W	00н	PWM 4 Duty High Register
CDR4 H	CD <sub>H</sub>	R	00 <sub>H</sub>	Timer 4 Capture Data High Register
T4 DRL	CEH	W	$FF_{H}$	Timer 4 Data Register Low
PWM4 LPR	СЕн	W	FF <sub>H</sub>	PWM 4 Period Low Register
T4 DRH	CF <sub>H</sub>	W	FF <sub>H</sub>	Timer 4 Data Register High
PWM4 HPR	CF <sub>H</sub>	W	FF <sub>H</sub>	PWM 4 Period High Data Register
T5CR	2F38 <sub>H</sub>	R/W	00 <sub>H</sub>	Timer 5 Mode Control Register
T5CR1	2F39 <sub>н</sub>	R/W	00 <sub>H</sub>	Timer 5 Mode Control Register 1
T5L	2F3A <sub>H</sub>	R	00 <sub>H</sub>	Timer 5 Low Register
PWM5LDR	2F3A <sub>H</sub>	R/W	00 <sub>H</sub>	PWM 5 Duty Low Register
CDR5L	2F3A <sub>H</sub>	R	00 <sub>H</sub>	Timer 5 Capture Data Low Register
T5H	2F3B <sub>H</sub>	R	00 <sub>H</sub>	Timer 5 High Register
PWM5HDR	2F3B <sub>H</sub>	R/W	00 <sub>H</sub>	PWM 5 Duty High Register
CDR5H	2F3B <sub>H</sub>	R	00 <sub>H</sub>	Timer 5 Capture Data High Register
T5DRL	2F3C <sub>H</sub>	W	FFH	Timer 5 Data Register Low
PWM5LPR	2F3C <sub>H</sub>	W	FFH	PWM 5 Period Low Register
T5DRH	2F3D <sub>H</sub>	W	FF <sub>H</sub>	Timer 5 Data Register High
PWM5HPR	2F3D <sub>H</sub>	W	FF <sub>H</sub>	PWM 5 Period High Data Register

### 11.5.2.6 Timer/Counter x Register description

The Timer 2~5 Register consists of Timer 2~5 Mode Control Register (T2CR), (T3CR), (T4CR), (T5CR), Timer 2~5 Mode Control Register 1 (T2CR1), (T3CR1), (T4CR1), (T5CR1), Timer 2~5 Low Register (T2L), (T3L), (T4L), (T5L), Timer 2~5 Data Register Low (T2DRL), (T3DRL), (T4DRL), (T5DRL), Timer 2~5 High Register (T2H), (T3H), (T4H), (T5H), Timer 2~5 Data Register High (T2DRH), (T3DRH), (T4DRH), (T5DRH), Timer 2~5 Capture Data Low Register (CDR2L), (CDR3L), (CDR4L), (CDR5L), Timer 2~5 Capture Data High Register (CDR2H), (CDR3H), (CDR4H), (CDR5H), PWM2~5 Low Duty Register (PWM2LDR), (PWM3LDR), (PWM4LDR), (PWM5LDR), PWM2~5 Low Period Register (PWM2LPR), (PWM3LPR), (PWM4LPR), (PWM5LPR), PWM2~5 High Period Register (PWM2HPR), (PWM3HPR), (PWM5HPR).

### 11.5.2.7 Register description for Timer/Counter 2~5

7	6	5	4	ļ.	3	2	1	0		
TxEN	PWMxE	CAPx	TxC	Ж2	TxCK1	TxCK0	TxCN	TxST		
RW	RW	RW	R/	W	RW	RW	RW	RW		
								Initial value : 00		
		TxEN	Control	Timer X						
			0	0						
			1 Timer X enable							
		PWMxE	Control PWM enable							
			0	PWM dis	able					
			1	PWM en	able					
		CAPx	Control Timer X capture mode.							
			0	Timer/Co	ounter mode	е				
			1	Capture						
	т	xCK[2:0]								
			TxCK2		TxCK0	descriptior	ı			
			0	0	0	f <sub>SCLK</sub>				
			0	0	1	f <sub>SCLK</sub> /4				
			0	1	0	f <sub>SCLK</sub> /8				
			0	1	1	f <sub>SCLK</sub> /16				
			1	0	0	f <sub>SCLK</sub> /64				
			1	0	1	f <sub>SCLK</sub> /256				
			1	1	0	f <sub>SCLK</sub> /1024				
		TxCN	1 Constral	1 Timer V (	1 Count nous	f <sub>SCLK</sub> /2048				
		IXON			Count paus					
			0 1	Continue	ary count sto	oh				
		TxST		Timer X s						
		1791	0	Counter	-					
			1		unter and s	tart				
			I	Clear CO	unter and s	lall				

# T2CR, T3CR, T4CR, T5CR (Timer 2~5 Mode Control Register): BAH, C2H, CAH, 2F38H

# T2CR1, T3CR1, T4CR1, T5CR1 (Timer 2~5 Mode Control Register 1) : BBH, C3H, CBH, 2F39H

7	6	5	4	3	2	1	0		
-	-	-	-	-	ECEN	Tx_PE	POL		
-	-	-	-	-	RW	RW	RW		
							Initial value : 00H		
		ECEN	Control Timer X External Clock						
			0 Timer						
			1 Timer	r X External C	lock enable				
		Tx_PE	Control Timer	X Output port					
			0 Timer	r X Output disa	able				
			1 Timer	r X Output ena	able				
		POL	Configure PW	M polarity					

- 0 Negative (Duty Match: Clear)
- 1 Positive (Duty Match: Set)

T2L, T3L, T4L, T5L (Timer 2~5 Low Register, Read Case) : BCH, C4H, CCH, 2F3AH

7	6	5	4	3	2	1	0	
TxL7	TxL6	TxL5	TxL4	TxL3	TxL2	TxL1	TxL0	
R	R	R	R	R	R	R	R	
							Initial value : (	)0н



CDR2L, CDR3L, CDR4L, CDR5L (Capture 2~5 Data Low Register, Read Case) : BCH, C4H, CCH, 2F3AH

7	6	5	4	3	2	1	0
CDRxL07	CDRxL06	CDRxL05	CDRxL04	CDRxL03	CDRxL02	CDRxL01	CDRxL00
R	R	R	R	R	R	R	R
							In the Local Concern

Initial value : 00<sub>H</sub>

**CDRxL[7:0]** Tx Capture Low data.

PWM2LDR, PWM3LDR, PWM4LDR, PWM5LDR (PWM 2~5 Low Duty Register, Write Case) : BCH, C4H, CCH, 2F3AH

7	6	5	4	3	2	1	0
PWMxLD7	PWMxLD6	PWMxLD5	PWMxLD4	PWMxLD3	PWMxLD2	PWMxLD1	PWMxLD0
W	W	W	W	W	W	W	W

Initial value : 00<sub>H</sub>

**PWMxLD[7:0]** Tx PWM Duty Low data Note) only write, when PWMxE '1'

T2H, T3H, T4H, T5H (Timer 2~5 High Register, Read Case) : BDH, C5H, CDH, 2F3BH

7	6	5	4	3	2	1	0
TxH7	TxH6	TxH5	TxH4	ТхНЗ	TxH2	TxH1	TxH0
R	R	R	R	R	R	R	R

Initial value : 00<sub>H</sub>

TxH[7:0] TxH Counter Period High data.

CDR2H, CDR3H, CDR4H, CDR5H (Capture 2~5 Data High Register, Read Case) : BDH, C5H, CDH, 2F3BH

7	6	5	4	3	2	1	0	
CDRxH07	CDRxH06	CDRxH05	CDRxH04	CDRxH03	CDRxH02	CDRxH01	CDRxH00	
R	R	R	R	R	R	R	R	
							Initial value : C	)0н

CDRxH[7:0] Tx Capture High data

# PWM2HDR, PWM3HDR, PWM4HDR, PWM5HDR (PWM 2~5 High Duty Register, Write Case) : BDH, C5H, CDH, 2F3BH

7	6	5	4	3	2	1	0
PWMxHD7	PWMxHD6	PWMxHD5	PWMxHD4	PWMxHD3	PWMxHD2	PWMxHD1	PWMxHD0
W	W	W	W	W	W	W	W

Initial value : 00<sub>H</sub>

**PWMxHD[7:0]** Tx PWM Duty High data Note) only write, when PWM3E '1'

T2DRL, T3DRL, T4DRL, T5DRL (Timer 2~5 Data Register Low, Write Case) : BEH, C6H, CEH, 2F3CH

7	6	5	4	3	2	1	0
TxLD7	TxLD6	TxLD5	TxLD4	TxLD3	TxLD2	TxLD1	TxLD0
W	W	W	W	W	W	W	W

Initial value :  $\mathsf{FF}_\mathsf{H}$ 



# PWM2LPR, PWM3LPR, PWM4LPR, PWM5LPR (PWM 2~5 Low Period Register, Write Case) : BEH, C6H, CEH, 2F3CH

7	6	5	4	3	2	1	0
PWMxLP7	PWMxLP6	PWMxLP5	PWMxLP4	PWMxLP3	PWMxLP2	PWMxLP1	PWMxLP0
W	W	W	W	W	W	W	W

Initial value : FFH

PWMxLP[7:0] Tx PWM Duty Low data

Note) only write, when PWM3E '1'

# T2DRH, T3DRH, T4DRH, T5DRH (Timer 2~5 Data Register High, Write Case) : BFH, C7H, CFH, 2F3DH

7	6	5	4	3	2	1	0
TxHD7	TxHD6	TxHD5	TxHD4	TxHD3	TxHD2	TxHD1	TxHD0
W	W	W	W	W	W	W	W

Initial value : FF<sub>H</sub>

TxHD[7:0] TxH Compare High data

# PWM2HPR, PWM3HPR, PWM4HPR, PWM5HPR (PWM 2~5 High Period Register, Write Case) : BFH, C7H, CFH, 2F3DH

7	6	5	4	3	2	1	0
PWMxHP7	PWMxHP6	PWMxHP5	PWMxHP4	PWMxHP3	PWMxHP2	PWMxHP1	PWMxHP0
W	W	W	W	W	W	W	W
							Initial value : FF <sub>F</sub>

**PWMxHP[7:0]** Tx PWM Duty High data

Note) only write, when PWM3E '1'.

#### 11.5.3 Timer Interrupt Status Register (TMISR)

### 11.5.3.1 Register description for TMISR

# TMISR (Timer Interrupt Status Register) : D5H

7	6	5	4	3	2	1	0		
-	-	TMIF5	TMIF4	TMIF3	TMIF2	TMIF1	TMIFO		
-	-	R	R	R	R	R	R		
						I	nitial value : 00		
		TMIF5	Timer 5 Interr	upt Flag					
			0 No Ti	mer 5 interrup	t				
			1 Time	5 interrupt oc	curred, write "	1" to clear inte	errupt flag		
		TMIF4	Timer 4 Interr	upt Flag					
			0 No Ti	mer 4 interrup	t				
			1 Time	4 interrupt oc	curred, write "	1" to clear inte	errupt flag		
		TMIF3	Timer 3 Interrupt Flag						
			0 No Timer 3 interrupt						
			1 Time	3 interrupt oc	curred, write "	1" to clear inte	errupt flag		
		TMIF2	Timer 2 Interr	upt Flag					
			0 No Ti	mer 2 interrup	t				
			1 Time	2 interrupt oc	curred, write "	1" to clear inte	errupt flag		
		TMIF1	Timer 1 Interr	upt Flag					
			0 No Ti	mer 1 interrup	t				
			1 Time	1 interrupt oc	curred, write "	1" to clear inte	errupt flag		
		TMIF0	Timer 0 Interr	upt Flag					
			0 No Ti	mer 0 interrup	t				
			1 Time	0 interrupt oc	curred, write "	1" to clear inte	errupt flag		

Note) The Timer Interrupt Status Register contains interrupt information of each timers. Even if user disabled timer interrupt at IE2, user could check timer interrupt condition from this register.

# 11.6 Buzzer Driver

#### 11.6.1 Overview

The Buzzer consists of 8 Bit Counter and BUZDR (Buzzer Data Register), BUZCR (Buzzer Control Register). The Square Wave (122.07Hz~250 KHz, @16MHz) gets out of P12/BUZ pin. BUZDR (Buzzer Data Register) controls the Buzzer frequency (look at the following expression). In the BUZCR (Buzzer Control Register), BUCK[1:0] selects source clock divided from prescaler.

 $f_{BUZ}(Hz) = \frac{\text{Oscillator Frequency}}{2 \times \text{Prescaler Ratio} \times (BUZDR + 1)}$ 

#### Table 11-11 Buzzer Frequency at 16MHz

	Buzzer Frequency (kHz)								
BUZDR[7:0]	BUZCR[2:1]=00	BUZCR[2:1]=01	BUZCR[2:1]=10	BUZCR[2:1]=11					
0000_0000	250kHz	125kHz	62.5kHz	31.25kHz					
0000_0001	125kHz	62.5kHz	31.25kHz	15.624kHz					
1111_1101	984.252Hz	492.126Hz	246.062Hz	123.03Hz					
1111_1110	980.392Hz	490.196Hz	245.098Hz	122.548Hz					
1111_1111	976.562Hz	488.282Hz	244.140Hz	122.07Hz					

### 11.6.2 Block Diagram



Figure 11-21 Buzzer Driver Block Diagram

#### 11.6.3 Register Map

#### Table 11-12 Register Map

Name	Address	Dir	Default	Description
BUZDR	8FH	R/W	FFH	Buzzer Data Register
BUZCR	9FH	R/W	00H	Buzzer Control Register

#### 11.6.4 Buzzer Driver Register description

Buzzer Driver consists of Buzzer Data Register (BUZDR), Buzzer Control Register (BUZCR).

### 11.6.5 Register description for Buzzer Driver

#### BUZDR (Buzzer Data Register) : 8FH

7	6	5	4	3	2	1	0
BUZDR7	BUZDR6	BUZDR5	BUZDR4	BUZDR3	BUZDR2	BUZDR1	BUZDR0
RW							
							nitial value · EEL

Initial value : FFH

**BUZDR[7:0]** This bits control the Buzzer frequency Its resolution is 00H ~ FFH

# **BUZCR (Buzzer Control Register) : 9FH**

7	6	5	4	3	2	1	0
-	-	-	-	-	BUCK1	BUCK0	BUZEN
-	-	-	-	-	RW	RW	RW
						I	nitial value : 00H

Buzzer Driver Source Clock Selection			
BUCK1	BUCK0	Source Clock	
0	0	fx/32	
0	1	fx/64	
1	0	fx/128	
1	1	fx/256	
Buzzer D	river Opera	ation Control	
0	Buzzer D	river disable	
1	Buzzer D	river enable	
	BUCK1 0 1 1 Buzzer D 0	BUCK1 BUCK0 0 0 0 1 1 0 1 1 Buzzer Driver Opera 0 Buzzer D	

Note) fx: Main system clock oscillation frequency

# **11.7 USART**

### 11.7.1 Overview

The Universal Synchronous and Asynchronous serial Receiver and Transmitter (USART) is a highly flexible serial communication device. The main features are listed below.

- Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- Asynchronous or Synchronous Operation
- Master or Slave Clocked Synchronous and SPI Operation
- Supports all four SPI Modes of Operation (Mode 0, 1, 2, 3)
- LSB First or MSB First Data Transfer @SPI mode
- High Resolution Baud Rate Generator
- Supports Serial Frames with 5,6,7,8, or 9 Data Bits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection
- Framing Error Detection
- Digital Low Pass Filter
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
- Double Speed Asynchronous Communication Mode

USART has three main parts of Clock Generator, Transmitter and Receiver. The Clock Generation logic consists of synchronization logic for external clock input used by synchronous or SPI slave operation, and the baud rate generator for asynchronous or master (synchronous or SPI) operation. The Transmitter consists of a single write buffer, a serial shift register, parity generator and control logic for handling different serial frame formats. The write buffer allows a continuous transfer of data without any delay between frames. The receiver is the most complex part of the USART module due to its clock and data recovery units. The recovery unit is used for asynchronous data reception. In addition to the recovery unit, the Receiver includes a parity checker, a shift register, a two level receive FIFO (UDATAx) and control logic. The Receiver supports the same frame formats as the Transmitter and can detect Frame Error, Data OverRun and Parity Errors.

## 11.7.2 Block Diagram



Figure 11-22 USART Block Diagram

## 11.7.3 Clock Generation



Figure 11-23 Clock Generation Block Diagram

The Clock generation logic generates the base clock for the Transmitter and Receiver. The USART supports four modes of clock operation and those are Normal Asynchronous, Double Speed Asynchronous, Master Synchronous and Slave Synchronous. The clock generation scheme for Master SPI and Slave SPI mode is the same as Master Synchronous and Slave Synchronous operation mode. The UMSELn bit in UCTRLx1 register selects between asynchronous and synchronous operation. Asynchronous Double Speed mode is controlled by the U2X bit in the UCTRLx2 register. The MASTER bit in UCTRLx2 register controls whether the clock source is internal (Master mode, output port) or external (Slave mode, input port). The XCK pin is only active when the USART operates in Synchronous or SPI mode.

Table below contains equations for calculating the baud rate (in bps).

Operating Mode	Equation for Calculating Baud Rate
Asynchronous Normal Mode (U2X=0)	Baud Rate = $\frac{\text{fSCLK}}{16(\text{UBAUDx} + 1)}$
Asynchronous Double Speed Mode (U2X=1)	Baud Rate = $\frac{\text{fSCLK}}{8(\text{UBAUDx} + 1)}$
Synchronous or SPI Master Mode	Baud Rate = $\frac{\text{fSCLK}}{2(\text{UBAUDx} + 1)}$

Table 11-13 Equations for Calculating Baud Rate Register Setting

### 11.7.4 External Clock (XCK)

External clocking is used by the synchronous or spi slave modes of operation.

External clock input from the XCK pin is sampled by a synchronization logic to remove meta-stability. The output from the synchronization logic must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process introduces a two CPU clock period delay and therefore the maximum frequency of the external XCK pin is limited by the following equation.

$$fXCK = \frac{fSCLK}{4}$$

where fXCK is the frequency of XCK and fSCLK is the frequency of main system clock (SCLK).

#### 11.7.5 Synchronous mode Operation

When synchronous or spi mode is used, the XCK pin will be used as either clock input (slave) or clock output (master). The dependency between the clock edges and data sampling or data change is the same. The basic principle is that data input on RXD (MISO in spi mode) pin is sampled at the opposite XCK clock edge of the edge in the data output on TXD (MOSI in spi mode) pin is changed.

The UCPOL bit in UCTRLx1 register selects which XCK clock edge is used for data sampling and which is used for data change. As shown in the figure below, when UCPOL is zero the data will be changed at rising XCK edge and sampled at falling XCK edge.



Figure 11-24 Synchronous Mode XCKn Timing

#### 11.7.6 Data format

A serial frame is defined to be one character of data bits with synchronization bits (start and stop bits), and optionally a parity bit for error checking.

The USART supports all 30 combinations of the following as valid frame formats.

- 1 start bit
- 5, 6, 7, 8 or 9 data bits
- no, even or odd parity bit
- 1 or 2 stop bits

A frame starts with the start bit followed by the least significant data bit (LSB). Then the next data bits, up to a total of nine, are succeeding, ending with the most significant bit (MSB). If enabled the parity bit is inserted after the data bits, before the stop bits. A high to low transition on data pin is considered as start bit. When a complete frame is transmitted, it can be directly followed by a new frame, or the communication line can be set to an idle state. The idle means high state of data pin. The next figure shows the possible combinations of the frame formats. Bits inside brackets are optional.



#### Figure 11-25 frame format

1 data frame consists of the following bits

- Idle No communication on communication line (TxD/RxD)
- St Start bit (Low)
- Dn Data bits (0~8)
- Parity bit ----- Even parity, Odd parity, No parity
- Stop bit(s) ----- 1 bit or 2 bits

The frame format used by the USART is set by the USIZE[2:0], UPM[1:0] and USBS bits in UCTRLx1 register. The Transmitter and Receiver use the same setting.

### 11.7.7 Parity bit

The parity bit is calculated by doing an exclusive-or of all the data bits. If odd parity is used, the result of the exclusive-or is inverted. The parity bit is located between the MSB and first stop bit of a serial frame.

Z51F6412 Product Specification

 $\begin{array}{l} \mathsf{P}_{\mathsf{even}} = \mathsf{D}_{\mathsf{n}\mathsf{-1}} \wedge \ldots \wedge \mathsf{D}_3 \wedge \mathsf{D}_2 \wedge \mathsf{D}_1 \wedge \mathsf{D}_0 \wedge \mathsf{0} \\ \mathsf{P}_{\mathsf{odd}} = \mathsf{D}_{\mathsf{n}\mathsf{-1}} \wedge \ldots \wedge \mathsf{D}_3 \wedge \mathsf{D}_2 \wedge \mathsf{D}_1 \wedge \mathsf{D}_0 \wedge \mathsf{1} \\ \mathsf{P}_{\mathsf{even}} : \mathsf{Parity} \ \mathsf{bit} \ \mathsf{using} \ \mathsf{even} \ \mathsf{parity} \\ \mathsf{P}_{\mathsf{odd}} : \mathsf{Parity} \ \mathsf{bit} \ \mathsf{using} \ \mathsf{odd} \ \mathsf{parity} \\ \mathsf{D}_{\mathsf{n}} : \mathsf{Data} \ \mathsf{bit} \ \mathsf{n} \ \mathsf{of} \ \mathsf{the} \ \mathsf{character} \end{array}$ 

# 11.7.8 USART Transmitter

The USART Transmitter is enabled by setting the TXE bit in UCTRLx1 register. When the Transmitter is enabled, the normal port operation of the TXD pin is overridden by the serial output pin of USART. The baud-rate, operation mode and frame format must be setup once before doing any transmissions. If synchronous or spi operation is used, the clock on the XCK pin will be overridden and used as transmission clock. If USART operates in spi mode, SS pin is used as SS input pin in slave mode or can be configured as SS output pin in master mode. This can be done by setting SPISS bit in UCTRLx3 register.

#### 11.7.8.1 Sending Tx data

A data transmission is initiated by loading the transmit buffer (UDATAx register I/O location) with the data to be transmitted. The data written in transmit buffer is moved to the shift register when the shift register is ready to send a new frame. The shift register is loaded with the new data if it is in idle state or immediately after the last stop bit of the previous frame is transmitted. When the shift register is loaded with new data, it will transfer one complete frame at the settings of control registers. If the 9-bit characters are used in asynchronous or synchronous operation mode (USIZE[2:0]=7), the ninth bit must be written to the TX8 bit in UCTRLx3 register before loading transmit buffer (UDATA register).

### 11.7.8.2 Transmitter flag and interrupt

The USART Transmitter has 2 flags which indicate its state. One is USART Data Register Empty (UDRE) and the other is Transmit Complete (TXC). Both flags can be interrupt sources.

UDRE flag indicates whether the transmit buffer is ready to receive new data. This bit is set when the transmit buffer is empty and cleared when the transmit buffer contains data to be transmitted that has not yet been moved into the shift register. And also this flag can be cleared by writing '0' to this bit position. Writing '1' to this bit position is prevented.

When the Data Register Empty Interrupt Enable (UDRIE) bit in UCTRLx2 register is set and the Global Interrupt is enabled, USART Data Register Empty Interrupt is generated while UDRE flag is set.

The Transmit Complete (TXC) flag bit is set when the entire frame in the transmit shift register has been shifted out and there are no more data in the transmit buffer. The TXC flag is automatically cleared when the Transmit Complete Interrupt service routine is executed, or it can be cleared by writing '0' to TXC bit in UCTRLx2 register.

When the Transmit Complete Interrupt Enable (TXCIE) bit in UCTRLx2 register is set and the Global Interrupt is enabled, USART Transmit Complete Interrupt is generated while TXC flag is set.

## 11.7.8.3 Parity Generator

The Parity Generator calculates the parity bit for the sending serial frame data. When parity bit is enabled (UPM[1]=1), the transmitter control logic inserts the parity bit between the MSB and the first stop bit of the sending frame.

# 11.7.8.4 Disabling Transmitter

Disabling the Transmitter by clearing the TXE bit will not become effective until ongoing transmission is completed. When the Transmitter is disabled, the TXD pin is used as normal General Purpose I/O (GPIO) or primary function pin.

# 11.7.9 USART Receiver

The USART Receiver is enabled by setting the RXE bit in the UCTRLx1 register. When the Receiver is enabled, the normal pin operation of the RXD pin is overridden by the USART as the serial input pin of the Receiver. The baud-rate, mode of operation and frame format must be set before serial reception. If synchronous or spi operation is used, the clock on the XCK pin will be used as transfer clock. If USART operates in spi mode, SS pin is used as SS input pin in slave mode or can be configured as SS output pin in master mode. This can be done by setting SPISS bit in UCTRLx3 register.

### 11.7.9.1 Receiving Rx data

When USART is in synchronous or asynchronous operation mode, the Receiver starts data reception when it detects a valid start bit (LOW) on RXD pin. Each bit after start bit is sampled at predefined baud-rate (asynchronous) or sampling edge of XCK (synchronous), and shifted into the receive shift register until the first stop bit of a frame is received. Even if there's 2<sup>nd</sup> stop bit in the frame, the 2<sup>nd</sup> stop bit is ignored by the Receiver. That is, receiving the first stop bit means that a complete serial frame is present in the receiver shift register and contents of the shift register are to be moved into the receive buffer. The receive buffer is read by reading the UDATAx register.

If 9-bit characters are used (USIZE[2:0] = 7) the ninth bit is stored in the RX8 bit position in the UCTRLx3 register. The 9<sup>th</sup> bit must be read from the RX8 bit before reading the low 8 bits from the UDATAx register. Likewise, the error flags FE, DOR, PE must be read before reading the data from UDATAx register. This is because the error flags are stored in the same FIFO position of the receive buffer.

# 11.7.9.2 Receiver flag and interrupt

The USART Receiver has one flag that indicates the Receiver state.

The Receive Complete (RXC) flag indicates whether there are unread data present in the receive buffer. This flag is set when there are unread data in the receive buffer and cleared when the receive buffer is empty. If the Receiver is disabled (RXE=0), the receiver buffer is flushed and the RXC flag is cleared.

When the Receive Complete Interrupt Enable (RXCIE) bit in the UCTRLx2 register is set and Global Interrupt is enabled, the USART Receiver Complete Interrupt is generated while RXC flag is set.

The USART Receiver has three error flags which are Frame Error (FE), Data OverRun (DOR) and Parity Error (PE). These error flags can be read from the USTATx register. As data received are stored in the 2-level receive buffer, these error flags are also stored in the same position of receive buffer. So, before reading received data from UDATAx register, read the USTATx register first which contains error flags.

The Frame Error (FE) flag indicates the state of the first stop bit. The FE flag is zero when the stop bit was correctly detected as one, and the FE flag is one when the stop bit was incorrect, ie detected as zero. This flag can be used for detecting out-of-sync conditions between data frames.

The Data OverRun (DOR) flag indicates data loss due to a receive buffer full condition. A DOR occurs when the receive buffer is full, and another new data is present in the receive shift register which are to be stored into the receive buffer. After the DOR flag is set, all the incoming data are lost. To prevent data loss or clear this flag, read the receive buffer.

The Parity Error (PE) flag indicates that the frame in the receive buffer had a Parity Error when received. If Parity Check function is not enabled (UPM[1]=0), the PE bit is always read zero.

Note) The error flags related to receive operation are not used when USART is in spi mode.

#### 11.7.9.3 Parity Checker

If Parity Bit is enabled (UPM[1]=1), the Parity Checker calculates the parity of the data bits in incoming frame and compares the result with the parity bit from the received serial frame.

### 11.7.9.4 Disabling Receiver

In contrast to Transmitter, disabling the Receiver by clearing RXE bit makes the Receiver inactive immediately. When the Receiver is disabled the Receiver flushes the receive buffer and the remaining data in the buffer is all reset. The RXD pin is not overridden the function of USART, so RXD pin becomes normal GPIO or primary function pin.

#### 11.7.9.5 Asynchronous Data Reception

To receive asynchronous data frame, the USART includes a clock and data recovery unit. The Clock Recovery logic is used for synchronizing the internally generated baud-rate clock to the incoming asynchronous serial frame on the RXD pin.

The Data recovery logic samples and low pass filters the incoming bits, and this removes the noise of RXD pin.

The next figure illustrates the sampling process of the start bit of an incoming frame. The sampling rate is 16 times the baud-rate for normal mode, and 8 times the baud rate for Double Speed mode (U2X=1). The horizontal arrows show the synchronization variation due to the asynchronous sampling process. Note that larger time variation is shown when using the Double Speed mode.





When the Receiver is enabled (RXE=1), the clock recovery logic tries to find a high to low transition on the RXD line, the start bit condition. After detecting high to low transition on RXD line, the clock recovery logic uses samples 8,9, and 10 for Normal mode, and samples 4, 5, and 6 for Double Speed mode to decide if a valid start bit is received. If more than 2 samples have logical low level, it is considered that a valid start bit is detected and the internally generated clock is synchronized to the incoming data frame. And the data recovery can begin. The synchronization process is repeated for each start bit.

As described above, when the Receiver clock is synchronized to the start bit, the data recovery can begin. Data recovery process is almost similar to the clock recovery process. The data recovery logic samples 16 times for each incoming bits for Normal mode and 8 times for Double Speed mode. And uses sample 8, 9, and 10 to decide data value for Normal mode, samples 4, 5, and 6 for Double Speed mode. If more than 2 samples have low levels, the received bit is considered to a logic 0 and more than 2 samples have high levels, the received bit is considered to a logic 1. The data recovery process is then repeated until a complete frame is received including the first stop bit. The decided bit value is stored in the receive shift register in order. Note that the Receiver only uses the first stop bit of a frame. Internally, after receiving the first stop bit, the Receiver is in idle state and waiting to find start bit.



Figure 11-27 Sampling of Data and Parity Bit

The process for detecting stop bit is like clock and data recovery process. That is, if 2 or more samples of 3 center values have high level, correct stop bit is detected, else a Frame Error flag is set. After deciding first stop bit whether a valid stop bit is received or not, the Receiver goes idle state and monitors the RXD line to check a valid high to low transition is detected (start bit detection).



Figure 11-28 Stop Bit Sampling and Next Start Bit Sampling

# 11.7.10 SPI Mode

The USART can be set to operate in industrial standard SPI compliant mode. The SPI mode has the following features.

- Full duplex, three-wire synchronous data transfer
- Master or Slave operation
- Supports all four SPI modes of operation (mode0, 1, 2, and 3)
- Selectable LSB first or MSB first data transfer
- Double buffered transmit and receive
- Programmable transmit bit rate

When SPI mode is enabled (UMSEL[1:0]=3), the Slave Select (SS) pin becomes active low input in slave mode operation, or can be output in master mode operation if SPISS bit is set.

Note that during SPI mode of operation, the pin RXD is renamed as MISO and TXD is renamed as MOSI for compatibility to other SPI devices.

### 11.7.10.1 SPI Clock formats and timing

To accommodate a wide variety of synchronous serial peripherals from different manufacturers, the USART has a clock polarity bit (UCPOL) and a clock phase control bit (UCPHA) to select one of four clock formats for data transfers. UCPOL selectively insert an inverter in series with the clock. UCPHA chooses between two different clock phase relationships between the clock and data. Note that UCPHA and UCPOL bits in UCTRLx1 register have different meanings according to the UMSEL[1:0] bits which decides the operating mode of USART.

Table below shows four combinations of UCPOL and UCPHA for SPI mode 0, 1, 2, and 3.

SPI Mode	UCPOL	UCPHA	Leading Edge	Trailing Edge
0	0	0	Sample (Rising)	Setup (Falling)
1	0	1	Setup (Rising)	Sample (Falling)
2	1	0	Sample (Falling)	Setup (Rising)
3	1	1	Setup (Falling)	Sample (Rising)

Table 11-14 CPOL Funtionality



Figure 11-29 SPI Clock Formats when UCPHA=0

When UCPHA=0, the slave begins to drive its MISO output with the first data bit value when SS goes to active low. The first XCK edge causes both the master and the slave to sample the data bit value on their MISO and MOSI inputs, respectively. At the second XCK edge, the USART shifts the second data bit value out to the MOSI and MISO outputs of the master and slave, respectively. Unlike the case of UCPHA=1, when UCPHA=0, the slave's SS input must go to its inactive high level between transfers. This is because the slave can prepare the first data bit when it detects falling edge of SS input.



Figure 11-30 SPI Clock Formats when UCPHA=1

When UCPHA=1, the slave begins to drive its MISO output when SS goes active low, but the data is not defined until the first XCK edge. The first XCK edge shifts the first bit of data from the shifter onto the MOSI output of the master and the MISO output of the slave. The next XCK edge causes both the master and slave to sample the data bit value on their MISO and MOSI inputs, respectively. At the third XCK edge, the USART shifts the second data bit value out to the MOSI and MISO output of the master and slave respectively. When UCPHA=1, the slave's SS input is not required to go to its inactive high level between transfers.

Because the SPI logic reuses the USART resources, SPI mode of operation is similar to that of synchronous or asynchronous operation. An SPI transfer is initiated by checking for the USART Data Register Empty flag (UDRE=1) and then writing a byte of data to the UDATA Register. In master mode of operation, even if transmission is not enabled (TXE=0), writing data to the UDATA register is necessary because the clock XCK is generated from transmitter block.

### 11.7.11 Register Map

Name	Address	Dir	Default	Description
UCTRL01	E2H	R/W	00H	USART Control 1 Register 0
UCTRL02	E3H	R/W	00H	USART Control 2 Register 0
UCTRL03	E4H	R/W	00H	USART Control 3 Register 0
USTAT0	E5H	R	80H	USART Status Register 0
UBAUD0	E6H	R/W	FFH	USART Baud Rate Generation Register 0
UDATA0	E7H	R/W	00H	USART Data Register 0
UCTRL11	FAH	R/W	00H	USART Control 1 Register 1

#### Table 11-15 Register Map
# Z51F6412 Product Specification

	5	6	~	. 1	ч
	-				с.
2	-	 		-	-

UCTRL12	FBH	R/W	00H	USART Control 2 Register 1
UCTRL13	FCH	R/W	00H	USART Control 3 Register 1
USTAT1	FDH	R	80H	USART Status Register 1
UBAUD1	FEH	R/W	FFH	USART Baud Rate Generation Register 1
UDATA1	FFH	R/W	00H	USART Data Register 1
UCTRL21	2F28H	R/W	00H	USART Control 1 Register 2
UCTRL22	2F29H	R/W	00H	USART Control 2 Register 2
UCTRL23	2F2AH	R/W	00H	USART Control 3 Register 2
USTAT2	2F2BH	R	80H	USART Status Register 2
UBAUD2	2F2CH	R/W	FFH	USART Baud Rate Generation Register 2
UDATA2	2F2DH	R/W	00H	USART Data Register 2
UCTRL31	2F30H	R/W	00H	USART Control 1 Register 3
UCTRL32	2F31H	R/W	00H	USART Control 2 Register 3
UCTRL33	2F32H	R/W	00H	USART Control 3 Register 3
USTAT3	2F33H	R	80H	USART Status Register 3
UBAUD3	2F34H	R/W	FFH	USART Baud Rate Generation Register 3
UDATA3	2F35H	R/W	00H	USART Data Register 3

# 11.7.12 USART Register description

USART module consists of USART Control 1 Register (UCTRLx1), USART Control 2 Register (UCTRLx2), USART Control 3 Register (UCTRLx3), USART Status Register (USTATx), USART Data Register (UDATAx), and USART Baud Rate Generation Register (UBAUDx).

# 11.7.13 Register description for USART

### UCTRLx1 (USART Control 1 Register) : E2H, FAH, 2F28H, 2F30H

		-							
7	6	5	4	3	6	2	1	0	
UMSEL1	UMSEL0	UPM1	UPM0	USI	7E2	USIZE1 UDORD	USIZE0 UCPHA	UCPOL	
RW	RW	RW	RW	R/	W	RW	RW	RW	
							I	nitial value : 00	
	U	MSEL[1:0]	Selects o	peration me	ode of	USART.			
			UMSEL1	UMSEL	0 0	peration Mode	9		
			0	0	A	synchronous N	Node (Uart)		
			0	1	Synchronous Mode				
			1	0 Reserved					
			1	1	S	PI Mode			
	I	UPM[1:0]	Selects F	Parity Gene	eration	and Check m	ethods		
			UPM1	UPM0	Par	ity			
			0	0	No	Parity			
			0	1	Res	served			
			1	0	Eve	en Parity			
			1	1	Odd	d Parity			
	U	SIZE[2:0]		synchrono ata bits in f		synchronous n	node of opera	tion, selects the	
			USIZE2	USIZE1	USIZ	E0 Data L	ength		
PS030302-0212 P R E L I M I N A R Y 10									



0	0	0	5 bit
0	0	1	6 bit
0	1	0	7 bit
0	1	1	8 bit
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	9 bit
			with USIZE1. In S

- **UDORD** This bit is in the same bit position with USIZE1. In SPI mode, when set to one the MSB of the data byte is transmitted first. When set to zero the LSB of the data byte is transmitted first.
  - 0 LSB First
  - 1 MSB First
- UCPOL Selects polarity of XCK in synchronous or spi mode
  - 0 TXD change @Rising Edge, RXD change @Falling Edge
  - 1 TXD change @ Falling Edge, RXD change @ Rising Edge
- **UCPHA** This bit is in the same bit position with USIZE0. In SPI mode, along with UCPOL bit, selects one of two clock formats for different kinds of synchronous serial peripherals. Leading edge means first XCK edge and trailing edge means 2<sup>nd</sup> or last clock edge of XCK in one XCK pulse. And Sample means detecting of incoming receive bit, Setup means preparing transmit data.

;
g)
ing)
g)
ng)

#### UCTRLx2 (USART Control 2 Register) : E3H, FBH, 2F29H, 2F31H

7	6	5	4	3	2	1	0		
UDRIE	TXCIE	RXCIE	WAKEIE	TXE	RXE	USARTEN	U2X		
RW	RW	RW	RW	RW	RW	RW	RW		
						I	nitial value : 0		
		UDRIE	Interrupt enab	ble bit for USA	RT Data Regis	ster Empty.			
			0 Interr	upt from UDR	E is inhibited (	use polling)			
			1 When	n UDRE is set,	request an in	terrupt			
		TXCIE	Interrupt enable bit for Transmit Complete.						
			0 Interr	upt from TXC	is inhibited (us	se polling)			
			n TXC is set, r	equest an inte	rrupt				
		RXCIE	Interrupt enab	le bit for Rece	eive Complete				
			0 Interr	upt from RXC	is inhibited (u	se polling)			
			1 Wher	n RXC is set, r	equest an inte	errupt			
	V	VAKEIE	device is in s		XD goes to L		P mode. Wh interrupt can		
			0 Interr	upt from Wake	e is inhibited				
			1 When	n WAKE is set	, request an in	iterrupt			
		TXE	Enables the tr	ransmitter unit					
			0 Trans	smitter is disab	oled				
			1 Trans	smitter is enab	led				

RXE	Enabl	Enables the receiver unit.							
	0	Receiver is disabled							
	1	Receiver is enabled							
USARTEN	Activate USART module by supplying clock.								
	0	USART is disabled (clock is halted)							
	1	USART is enabled							
U2X	This bit only has effect for the asynchronous operation and selec receiver sampling rate.								
	0	Normal asynchronous operation							

1 Double Speed asynchronous operation

# UCTRLx3 (USART Control 3 Register) : E4H, FCH, 2F2AH, 2F32H

,7	6	5	4	3	2	1	0				
MASTER	LOOPS	DISXCK	SPISS	-	USBS	TX8	RX8				
RW	RW	RW	RW	-	RW	RW	RW				
						I	nitial value : 00				
	I	MASTER		er or slave in irection of XCI		hronous mod	e operation an				
			0 Slave	e mode operat	ion and XCK i	s input pin.					
			1 Mast	er mode opera	ation and XCK	is output pin					
		LOOPS	Controls the L	oop Back mo	de of USART,	for test mode					
			0 Norm	al operation							
			1 Loop	Back mode							
		DISXCK	In Synchronous mode of operation, selects the waveform of X output.								
			0 XCK is free-running while USART is enabled in sync master mode.								
			1 XCK	is active while	e any frame is	on transferrin	g.				
		SPISS	Controls the f	unctionality of	SS pin in mas	ter SPI mode					
			0 SS p	in is normal G	PIO or other p	rimary function	n				
			1 SS o	utput to other :	slave device						
		USBS	Selects the le operation.	ngth of stop b	it in Asynchro	nous or Synch	nronous mode o				
			0 1 Sto	p Bit							
			1 2 Sto	p Bit							
		TX8		of data frame ite this bit first			ronous mode o register.				
			0 MSB	(9 <sup>th</sup> bit) to be t	transmitted is	'0'					
			1 MSB	(9 <sup>th</sup> bit) to be t	transmitted is	'1'					
		RX8		of data frame ad this bit first			nronous mode o buffer.				
			0 MSB	(9 <sup>th</sup> bit) receiv	ed is '0'						
			1 MSB	(9 <sup>th</sup> bit) receiv	ed is '1'						

# USTATx (USART Status Register) : E5H, FDH, 2F2BH, 2F33H

7	6	5	4	3	2	1	0
UDRE	TXC	RXC	WAKE	SOFTRST	DOR	FE	PE
RW	RW	RW	RW	RW	R	R	R
							- 14 - L L

Initial value : 80H

- **UDRE** The UDRE flag indicates if the transmit buffer (UDATA) is ready to receive new data. If UDRE is '1', the buffer is empty and ready to be written. This flag can generate a UDRE interrupt.
  - 0 Transmit buffer is not empty.
  - 1 Transmit buffer is empty.
- **TXC** This flag is set when the entire frame in the transmit shift register has been shifted out and there is no new data currently present in the transmit buffer. This flag is automatically cleared when the interrupt service routine of a TXC interrupt is executed. This flag can generate a TXC interrupt.
  - 0 Transmission is ongoing.
  - 1 Transmit buffer is empty and the data in transmit shift register are shifted out completely.
- **RXC** This flag is set when there are unread data in the receive buffer and cleared when all the data in the receive buffer are read. The RXC flag can be used to generate a RXC interrupt.
  - 0 There is no data unread in the receive buffer
  - 1 There are more than 1 data in the receive buffer
- **WAKE** This flag is set when the RX pin is detected low while the CPU is in stop mode. This flag can be used to generate a WAKE interrupt. This bit is set only when in asynchronous mode of operation.
  - 0 No WAKE interrupt is generated.
  - 1 WAKE interrupt is generated
- **SOFTRST** This is an internal reset and only has effect on USART. Writing '1' to this bit initializes the internal logic of USART and is auto cleared.
  - 0 No operation
  - 1 Reset USART
  - **DOR** This bit is set if a Data OverRun occurs. While this bit is set, the incoming data frame is ignored. This flag is valid until the receive buffer is read.
    - 0 No Data OverRun
    - 1 Data OverRun detected
  - **FE** This bit is set if the first stop bit of next character in the receive buffer is detected as '0'. This bit is valid until the receive buffer is read.
    - 0 No Frame Error
    - 1 Frame Error detected
  - **PE** This bit is set if the next character in the receive buffer has a Parity Error when received while Parity Checking is enabled. This bit is valid until the receive buffer is read.
    - 0 No Parity Error
    - 1 Parity Error detected

#### UBAUDx(USART Baud-Rate Generation Register) : E6H, FEH, 2F2CH, 2F34H

7	6	5	4	3	2	1	0
UBAUD7	UBAUD6	UBAUD5	UBAUD4	UBAUD3	UBAUD2	UBAUD1	UBAUDO
RW							
						I	nitial value : Fl

**UBAUD [7:0]** The value in this register is used to generate internal baud rate in asynchronous mode or to generate XCK clock in synchronous or spi mode. To prevent malfunction, do not write '0' in asynchronous mode, and do not write '0' or '1' in synchronous or spi mode.

#### UDATAx (USART Data Register) : E7H, FFH, 2F2DH, 2F35H

Z51F6412 Product Specification

zilog

7	6	5	4	3	2	1	0				
UDATA7	UDATA6	UDATA5	UDATA4	UDATA3	UDATA2	UDATA1	UDATAO				
RW	RW	RW	RW	RW	RW	RW	RW				
	Initial value : 0										

**UDATA [7:0]** The USART Transmit Buffer and Receive Buffer share the same I/O address with this DATA register. The Transmit Data Buffer is the destination for data written to the UDATA register. Reading the UDATA register returns the contents of the Receive Buffer.

Write this register only when the UDRE flag is set. In spi or synchronous master mode, write this register even if TX is not enabled to generate clock, XCK.

# 11.7.14 Baud Rate setting (example)

		fOSC=1	.00MHz			fOSC=1.8	8432MHz		fOSC=2.00MHz			
Baud Rate	U2X=0 U2X=1			U2	X=0	U2	X=1	U2	X=0	U2	X=1	
Nale	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR
2400	25	0.2%	51	0.2%	47	0.0%	95	0.0%	51	0.2%	103	0.2%
4800	12	0.2%	25	0.2%	23	0.0%	47	0.0%	25	0.2%	51	0.2%
9600	6	-7.0%	12	0.2%	11	0.0%	23	0.0%	12	0.2%	25	0.2%
14.4K	3	8.5%	8	-3.5%	7	0.0%	15	0.0%	8	-3.5%	16	2.1%
19.2K	2	8.5%	6	-7.0%	5	0.0%	11	0.0%	6	-7.0%	12	0.2%
28.8K	1	8.5%	3	8.5%	3	0.0%	7	0.0%	3	8.5%	8	-3.5%
38.4K	1	-18.6%	2	8.5%	2	0.0%	5	0.0%	2	8.5%	6	-7.0%
57.6K	-	-	1	8.5%	1	-25.0%	3	0.0%	1	8.5%	3	8.5%
76.8K	-	-	1	-18.6%	1	0.0%	2	0.0%	1	-18.6%	2	8.5%
115.2 K	-	-	-	-	-	-	1	0.0%	-	-	1	8.5%
230.4 K	-	-	-	-	-	-	-	-	-	-	-	-
		fOSC=3.	6864MHz			fOSC=4	.00MHz			fOSC=7.	3728MHz	
Baud Rate	U2	X=0	U2	X=1	U2	X=0	U2	X=1	U2	X=0	U2	X=1
	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR
2400	95	0.0%	191	0.0%	103	0.2%	207	0.2%	191	0.0%	-	-
4800	47	0.0%	95	0.0%	51	0.2%	103	0.2%	95	0.0%	191	0.0%
9600	23	0.0%	47	0.0%	25	0.2%	51	0.2%	47	0.0%	95	0.0%
14.4K	15	0.0%	31	0.0%	16	2.1%	34	-0.8%	31	0.0%	63	0.0%
19.2K	11	0.0%	23	0.0%	12	0.2%	25	0.2%	23	0.0%	47	0.0%
28.8K	7	0.0%	15	0.0%	8	-3.5%	16	2.1%	15	0.0%	31	0.0%
38.4K	5	0.0%	11	0.0%	6	-7.0%	12	0.2%	11	0.0%	23	0.0%
57.6K	3	0.0%	7	0.0%	3	8.5%	8	-3.5%	7	0.0%	15	0.0%
76.8K	2	0.0%	5	0.0%	2	8.5%	6	-7.0%	5	0.0%	11	0.0%
115.2K	1	0.0%	3	0.0%	1	8.5%	3	8.5%	3	0.0%	7	0.0%
230.4K	-	-	1	0.0%	-	-	1	8.5%	1	0.0%	3	0.0%
250K	-	-	1	-7.8%	-	-	1	0.0%	1	-7.8%	3	-7.8%
0.5M	-	-	-	-	-	-	-	-	-	-	1	-7.8%
		fOSC=8	3.00MHz			fOSC=11	.0592MHz		fOSC=14		.7456MHz	
Baud Rate	U2	X=0	U2	X=1	U2	X=0	U2	X=1	U2	X=0	U2	X=1
	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR
2400	207	0.2%	-	-	-	-	-	-	-	-	-	-
4800	103	0.2%	207	0.2%	143	0.0%	-	-	191	0.0%	-	-
9600	51	0.2%	103	0.2%	71	0.0%	143	0.0%	95	0.0%	191	0.0%
14.4K	34	-0.8%	68	0.6%	47	0.0%	95	0.0%	63	0.0%	127	0.0%
19.2K	25	0.2%	51	0.2%	35	0.0%	71	0.0%	47	0.0%	95	0.0%
28.8K	16	2.1%	34	-0.8%	23	0.0%	47	0.0%	31	0.0%	63	0.0%
38.4K	12	0.2%	25	0.2%	17	0.0%	35	0.0%	23	0.0%	47	0.0%
57.6K	8	-3.5%	16	2.1%	11	0.0%	23	0.0%	15	0.0%	31	0.0%
76.8K	6	-7.0%	12	0.2%	8	0.0%	17	0.0%	11	0.0%	23	0.0%
115.2K	3	8.5%	8	-3.5%	5	0.0%	11	0.0%	7	0.0%	15	0.0%
230.4K	1	8.5%	3	8.5%	2	0.0%	5	0.0%	3	0.0%	7	0.0%
250K	1	0.0%	3	0.0%	2	-7.8%	5	-7.8%	3	-7.8%	6	5.3%
0.5M	-	-	1	0.0%	-	-	2	-7.8%	1	-7.8%	3	-7.8%
1M	-	-	-	-	-	-	-	-	-	-	1	-7.8%

# Table 11-16 Examples of UBAUD Settings for Commonly Used Oscillator Frequencies

# 11.8 SPI

### 11.8.1 Overview

There is Serial Peripheral Interface (SPI) one channel in the Z51F6412 MCU. The SPI allows synchronous serial data transfer between the external serial devices. It can do Full-duplex communication by 4-wire (MOSI, MISO, SCK, SS), support Master/Slave mode, can select serial clock (SCK) polarity, phase and whether LSB first data transfer or MSB first data transfer.

#### 11.8.2 Block Diagram



Figure 11-31 SPI Block Diagram

#### 11.8.3 Data Transmit / Receive Operation

User can use SPI for serial data communication by following step

- 1. Select SPI operation mode(master/slave, polarity, phase) by control register SPICR.
- 2. When the SPI is configured as a Master, it selects a Slave by SS signal (active low).

When the SPI is configured as a Slave, it is selected by SS signal incoming from Master

- 3. When the user writes a byte to the data register SPIDRx, SPI will start an operation.
- 4. In this time, if the SPI is configured as a Master, serial clock will come out of SCK pin. And Master shifts the eight bits into the Slave (transmit), Slave shifts the eight bits into the Master at the same time (receive). If the SPI is configured as a Slave, serial clock will come into SCK pin. And Slave shifts the eight bits into the Master (transmit), Master shifts the eight bits into the Slave at the same time (receive).
- 5. When transmit/receive is done, TCIR (Transmit Complete or Interrupt Request) bit will be set. If the SPI interrupt is enabled, an interrupt is requested. And TCIR bit is cleared by hardware when executing the corresponding interrupt. If SPI interrupt is disable, TCIR bit is cleared when user read the status register SPISRx, and then access (read/write) the data register SPIDR.
- Note) If you want to use both transmit and receive, set the TXENA, RXENA bit of SPISR, and if user want to use only either transmit or receive, clear the TXENA or RXENA. In this case, user can use disabled pin by GPIO freely.

#### 11.8.4 SS pin function

- 1. When the SPI is configured as a Slave, the SS pin is always input. If LOW signal come into SS pin, the SPI logic is active. And if 'HIGH' signal come into SS pin, the SPI logic is stop. In this time, SPI logic will be reset, and invalidated any received data.
- 2. When the SPI is configured as a Master, the user can select the direction of the SS pin by port direction register (PxIO[x]). If the SS pin is configured as an output, user can use general GPIO output mode. If the SS pin is configured as an input, 'HIGH' signal must come into SS pin to guarantee Master operation. If 'LOW' signal come into SS pin, the SPI logic interprets this as another master selecting the SPI as a slave and starting to send data to it. To avoid bus contention, MS bit of SPICR will be cleared and the SPI becomes a Slave and then, TCIR bit of SPISR will be set, and if the SPI interrupt is enabled, an interrupt is requested.

Note)

- When the SS pin is configured as an output at Master mode, SS pin's output value is defined by user's software (PxDA[x]). Before SPICRx setting, the direction of SS pin must be defined
- If you don't need to use SS pin, clear the SSENA bit of SPISR. So, you can use disabled pin by GPIO freely. In this case, SS signal is driven by 'HIGH' or 'LOW' internally. In other words, master is 'HIGH', salve is 'LOW'
- When SS pin is configured as input(master or slave), if 'HIGH' signal come into SS pin, this flag bit will be set at the SS rising time. And you can clear it by writing '0'.

# 11.8.5 Timing Waveform



Figure 11-32 SPI Transmit/Receive Timing Diagram at CPHA = 0



#### Figure 11-33 SPI Transmit/Receive Timing Diagram at CPHA = 1

#### 11.8.6 Register Map

Name	Address	Dir	Default	Description
SPICR0	D2H	R/W	0H	SPI Control Register 0
SPIDR0	D3H	R/W	ОН	SPI Data Register 0
SPISR0	D4H	-	0H	SPI Status Register 0
SPICR1	92H	R/W	OH	SPI Control Register 1
SPIDR1	93H	R/W	OH	SPI Data Register 1
SPISR1	F1H	-	ОН	SPI Status Register 1

# 11.8.7 SPI Register description

The SPI Register consists of SPI Control Register (SPICRx), SPI Status Register (SPISRx) and SPI Data Register (SPIDRx)

# 11.8.8 Register description for SPI

# SPICRx (SPI Control Register) : D2H, 92H

7	6	5	4		3	2	1	0			
SPIEN	FLSB	MS	CPO	LC	PHA	DSCR	SCR1	SCR0			
RW	RW	RW	RW	F	RW .	RW	RW	RW			
							I	nitial value : 00H			
		SPIEN	This bit c	ontrols the	SPI ope	ration					
			0 5	SPI Disable	)						
			1 5	SPI Enable							
		FLSB	This bit s	elects the c	data tran	smission seq	uence				
			0 1	MSB First							
			1 L	SB First							
		MS	This bit s	elects whet	ther Mas	ster or Slave r	node				
			0 5	Slave mode	;						
			1 N	Master mod	le						
		<b>CPOL</b> These two bits control the serial clock (SCK) mode									
		СРНА	Clock Polarity (CPOL) bit determine SCK's value at idle mode Clock Phase (CPHA) bit determine if data is sampled on the leading								
							ata is sampled 1-32, Figure '				
			CPOL	CPHA		ading Edge	Trailing				
			0	0		Sample (Rising) Setup (Falling)					
			0	1		etup (Rising)		(Falling)			
			1	0		ample (Falling	-				
			1	1	Se	etup (Falling)	Sample	(Rising)			
	s	DSCR SCR[2:0]						configured as a publed in Master			
			fx– Main	system clo	ck oscilla	ation frequend	cy.				
			DSCR	SCR1	SCRO	SCK fr	equency				
			0	0	0	fx/4					
			0	0	1	fx/16					
			0	1	0	fx/64					
			0	1	1	fx/128					
			1	0	0	fx/2					
			1	0	1	fx/8					
			1	1	0	fx/32					
			1	1	1	fx/64					

Industrial to the

#### SPIDRx (SPI Data Register) : D3H, 93H

7	6	5	4	3	2	1	0
SPIDR7	SPIDR6	SPIDR5	SPIDR4	SPIDR3	SPIDR2	SPIDR1	SPIDR0
RW							

Initial value : 00H

SPIDR [7:0]

SPI data register.

Although you only use reception, user must write any data in here to start the SPI operation.

#### SPISRx (SPI Status Register) : D4H, F1H

7	6	5	4	3	2	1	0
TCIR	WCOL	SS_HIGH	-	-	SSENA	TXENA	RXENA
R	R	RW	-	-	RW	RW	RW
						I	nitial value : 00H

TCIR When a serial data transmission is complete, the TCIR bit is set. If the SPI interrupt is enabled, an interrupt is requested. And TCIR bit is cleared by hardware when executing the corresponding interrupt. If SPI interrupt is disable, TCIR bit is cleared when user read the status register SPISR, and then access (read/write) the data register SPIDR. 0 Interrupt cleared 1 Transmission Complete and Interrupt Requested WCOL This bit is set if the data register SPIDR is written during a data transfer. This bit is cleared when user read the status register SPISR, and then access (read/write) the data register SPIDR. 0 No collision 1 Write Collision SS HIGH When SS pin is configured as input(master or slave), if 'HIGH' signal come into SS pin, this flag bit will be set at the SS rising time. And you can clear it by writing '0'. You can write only zero. 0 Flag is cleared 1 Flag is set **SSENA** This bit controls the SS pin operation 0 Disable Enable 1 TXENA This bit controls a data transfer operation 0 Disable Enable 1 **RXENA** This bit controls a data reception operation Disable 0 1 Enable

# 11.9 I<sup>2</sup>C

# 11.9.1 Overview

The I<sup>2</sup>C is one of industrial standard serial communication protocols, and which uses 2 bus lines Serial Data Line (SDA) and Serial Clock Line (SCL) to exchange data. Because both SDA and SCL lines are open-drain output, each line needs pull-up resistor. The features are as shown below.

- Compatible with I<sup>2</sup>C bus standard
- Multi-master operation
- Up to 400 KHz data transfer speed
- 7 bit address
- Support 2 slave addresses
- Both master and slave operation
- Bus busy detection

# 11.9.2 Block Diagram



Figure 11-34 I<sup>2</sup>C Block Diagram

# 11.9.3 I<sup>2</sup>C Bit Transfer

The data on the SDA line must be stable during HIGH period of the clock, SCL. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. The exceptions are START(S), repeated START(Sr) and STOP(P) condition where data line changes when clock line is high.



Figure 11-35 Bit Transfer on the I<sup>2</sup>C-Bus

#### 11.9.4 Start / Repeated Start / Stop

One master can issue a START (S) condition to notice other devices connected to the SCL, SDA lines that it will use the bus. A STOP (P) condition is generated by the master to release the bus lines so that other devices can use it.

A high to low transition on the SDA line while SCL is high defines a START (S) condition.

A low to high transition on the SDA line while SCL is high defines a STOP (P) condition.

START and STOP conditions are always generated by the master. The bus is considered to be busy after START condition. The bus is considered to be free again after STOP condition, ie, the bus is busy between START and STOP condition. If a repeated START condition (Sr) is generated instead of STOP condition, the bus stays busy. So, the START and repeated START conditions are functionally identical.



Figure 11-36 START and STOP Condition

### 11.9.5 Data Transfer

Every byte put on the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer is unlimited. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first. If a slave can't receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL LOW to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCL.

- WWW



Figure 11-37 Data Transfer on the I<sup>2</sup>C-Bus

### 11.9.6 Acknowledge

The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse. When a slave is addressed by a master (Address Packet), and if it is unable to receive or transmit because it's performing some real time function, the data line must be left HIGH by the slave. And also, when a slave addressed by a master is unable to receive more data bits, the slave receiver must release the SDA line (Data Packet). The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

If a master receiver is involved in a transfer, it must signal the end of data to the slave transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. The slave transmitter must release the data line to allow the master to generate a STOP or repeated START condition.



Figure 11-38 Acknowledge on the I<sup>2</sup>C-Bus

#### 11.9.7 Synchronization / Arbitration

Clock synchronization is performed using the wired-AND connection of I<sup>2</sup>C interfaces to the SCL line. This means that a HIGH to LOW transition on the SCL line will cause the devices concerned to start counting off their LOW period and it will hold the SCL line in that state until the clock HIGH state is reached. However the LOW to HIGH transition of this clock may not change the state of the SCL line if another clock is still within its LOW period. In this way, a synchronized SCL clock is generated

with its LOW period determined by the device with the longest clock LOW period, and its HIGH period determined by the one with the shortest clock HIGH period.

A master may start a transfer only if the bus is free. Two or more masters may generate a START condition. Arbitration takes place on the SDA line, while the SCL line is at the HIGH level, in such a way that the master which transmits a HIGH level, while another master is transmitting a LOW level will switch off its DATA output state because the level on the bus doesn't correspond to its own level. Arbitration continues for many bits until a winning master gets the ownership of I<sup>2</sup>C bus. Its first stage is comparison of the address bits.



Figure 11-39 Clock Synchronization during Arbitration Procedure



Figure 11-40 Arbitration Procedure of Two Masters

### 11.9.8 Operation

The  $I^2C$  is byte-oriented and interrupt based. Interrupts are issued after all bus events except for a transmission of a START condition. Because the  $I^2C$  is interrupt based, the application software is free to carry on other operations during a  $I^2C$  byte transfer.

Note that when a I<sup>2</sup>C interrupt is generated, IIF flag in I2CMR register is set, it is cleared by writing an arbitrary value to I2CSR. When I<sup>2</sup>C interrupt occurs, the SCL line is hold LOW until writing any

value to I2CSR. When the IIF flag is set, the I2CSR contains a value indicating the current state of the I2C bus. According to the value in I2CSR, software can decide what to do next.

I<sup>2</sup>C can operate in 4 modes by configuring master/slave, transmitter/receiver. The operating mode is configured by a winning master. A more detailed explanation follows below.

#### 11.9.8.1 Master Transmitter

To operate I<sup>2</sup>C in master transmitter, follow the recommended steps below.

- 1. Enable I<sup>2</sup>C by setting IICEN bit in I2CMR. This provides main clock to the peripheral.
- Load SLA+W into the I2CDR where SLA is address of slave device and W is transfer direction from the viewpoint of the master. For master transmitter, W is '0'. Note that I2CDR is used for both address and data.
- 3. Configure baud rate by writing desired value to both I2CSCLLR and I2CSCLHR for the Low and High period of SCL line.
- Configure the I2CSDAHR to decide when SDA changes value from falling edge of SCL. If SDA should change in the middle of SCL LOW period, load half the value of I2CSCLLR to the I2CSDAHR.
- 5. Set the START bit in I2CMR. This transmits a START condition. And also configure how to handle interrupt and ACK signal. When the START bit is set, 8-bit data in I2CDR is transmitted out according to the baud-rate.
- 6. This is ACK signal processing stage for address packet transmitted by master. When 7-bit address and 1-bit transfer direction is transmitted to target slave device, the master can know whether the slave acknowledged or not in the 9<sup>th</sup> high period of SCL. If the master gains bus mastership, I2C generates GCALL interrupt regardless of the reception of ACK from the slave device. When I<sup>2</sup>C loses bus mastership during arbitration process, the MLOST bit in I2CSR is set, and I<sup>2</sup>C waits in idle state or can be operate as an addressed slave. To operate as a slave when the MLSOT bit in I2CSR is set, the ACKEN bit in I2CMR must be set and the received 7-bit address must equal to the SLA bits in I2CSAR. In this case I<sup>2</sup>C operates as a slave transmitter or a slave receiver (go to appropriate section). In this stage, I<sup>2</sup>C holds the SCL LOW. This is because to decide whether I<sup>2</sup>C continues serial transfer or stops communication. The following steps continue assuming that I<sup>2</sup>C does not lose mastership during first data transfer.

I<sup>2</sup>C (Master) can choose one of the following cases regardless of the reception of ACK signal from slave.

 Master receives ACK signal from slave, so continues data transfer because slave can receive more data from master. In this case, load data to transmit to I2CDR.
Master stops data transfer even if it receives ACK signal from slave. In this case, set the STOP bit in I2CMR.

3) Master transmits repeated START condition with not checking ACK signal. In this case, load SLA+R/W into the I2CDR and set START bit in I2CMR.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1), move to step 7. In case of 2), move to step 9 to handle STOP interrupt. In case of 3), move to step 6 after transmitting the data in I2CDR and if transfer direction bit is '1' go to master receiver section.

- 7. 1-Byte of data is being transmitted. During data transfer, bus arbitration continues.
- This is ACK signal processing stage for data packet transmitted by master. I<sup>2</sup>C holds the SCL LOW. When I<sup>2</sup>C loses bus mastership while transmitting data arbitrating other masters, the MLOST bit in I2CSR is set. If then, I<sup>2</sup>C waits in idle state. When the data in I2CDR is transmitted completely, I<sup>2</sup>C generates TEND interrupt.

 ${\rm I}^2{\rm C}$  can choose one of the following cases regardless of the reception of ACK signal from slave.

1) Master receives ACK signal from slave, so continues data transfer because slave can receive more data from master. In this case, load data to transmit to I2CDR.

2) Master stops data transfer even if it receives ACK signal from slave. In this case, set the STOP bit in I2CMR.

3) Master transmits repeated START condition with not checking ACK signal. In this case, load SLA+R/W into the I2CDR and set the START bit in I2CMR.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1), move to step 7. In case of 2), move to step 9 to handle STOP interrupt. In case of 3), move to step 6 after transmitting the data in I2CDR, and if transfer direction bit is '1' go to master receiver section.

 This is the final step for master transmitter function of I<sup>2</sup>C, handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2CSR, write arbitrary value to I2CSR. After this, I<sup>2</sup>C enters idle state.



The next figure depicts above process for master transmitter operation of I<sup>2</sup>C.

Figure 11-41 Formats and States in the Master Transmitter Mode

#### 11.9.8.2 Master Receiver

To operate I<sup>2</sup>C in master receiver, follow the recommended steps below.

- 1. Enable I2C by setting IICEN bit in I2CMR. This provides main clock to the peripheral.
- Load SLA+R into the I2CDR where SLA is address of slave device and R is transfer direction from the viewpoint of the master. For master receiver, R is '1'. Note that I2CDR is used for both address and data.
- 3. Configure baud rate by writing desired value to both I2CSCLLR and I2CSCLHR for the Low and High period of SCL line.
- Configure the I2CSDAHR to decide when SDA changes value from falling edge of SCL. If SDA should change in the middle of SCL LOW period, load half the value of I2CSCLLR to the I2CSDAHR.
- 5. Set the START bit in I2CMR. This transmits a START condition. And also configure how to handle interrupt and ACK signal. When the START bit is set, 8-bit data in I2CDR is transmitted out according to the baud-rate.
- 6. This is ACK signal processing stage for address packet transmitted by master. When 7-bit address and 1-bit transfer direction is transmitted to target slave device, the master can know whether the slave acknowledged or not in the 9<sup>th</sup> high period of SCL. If the master gains bus mastership, I<sup>2</sup>C generates GCALL interrupt regardless of the reception of ACK from the slave device. When I<sup>2</sup>C loses bus mastership during arbitration process, the MLOST bit in I2CSR is set, and I2C waits in idle state or can be operate as an addressed slave. To operate as a slave when the MLSOT bit in I2CSR is set, the ACKEN bit in I2CMR must be set and the received 7-bit address must equal to the SLA bits in I2CSAR. In this case I<sup>2</sup>C operates as a slave transmitter or a slave receiver (go to appropriate section). In this stage, I<sup>2</sup>C holds the SCL LOW. This is because to decide whether I<sup>2</sup>C continues serial transfer or stops communication. The following steps continue assuming that I<sup>2</sup>C does not lose mastership during first data transfer.

I2C (Master) can choose one of the following cases according to the reception of ACK signal from slave.

1) Master receives ACK signal from slave, so continues data transfer because slave can prepare and transmit more data to master. Configure ACKEN bit in I2CMR to decide whether  $I^2C$  ACKnowledges the next data to be received or not.

2) Master stops data transfer because it receives no ACK signal from slave. In this case, set the STOP bit in I2CMR.

3) Master transmits repeated START condition due to no ACK signal from slave. In this case, load SLA+R/W into the I2CDR and set START bit in I2CMR.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1), move to step 7. In case of 2), move to step 9 to handle STOP interrupt. In case of 3), move to step 6 after transmitting the data in I2CDR and if transfer direction bit is '0' go to master transmitter section.

- 7. 1-Byte of data is being received.
- 8. This is ACK signal processing stage for data packet transmitted by slave. I<sup>2</sup>C holds the SCL LOW. When 1-Byte of data is received completely, I<sup>2</sup>C generates TEND interrupt.

I<sup>2</sup>C can choose one of the following cases according to the RXACK flag in I2CSR.

1) Master continues receiving data from slave. To do this, set ACKEN bit in I2CMR to ACKnowledge the next data to be received.

2) Master wants to terminate data transfer when it receives next data by not generating ACK signal. This can be done by clearing ACKEN bit in I2CMR.

3) Because no ACK signal is detected, master terminates data transfer. In this case, set the STOP bit in I2CMR.

4) No ACK signal is detected, and master transmits repeated START condition. In this case,

load SLA+R/W into the I2CDR and set the START bit in I2CMR.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1) and 2), move to step 7. In case of 3), move to step 9 to handle STOP interrupt. In case of 4), move to step 6 after transmitting the data in I2CDR, and if transfer direction bit is '0' go to master transmitter section.

 This is the final step for master receiver function of I<sup>2</sup>C, handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2CSR, write arbitrary value to I2CSR. After this, I<sup>2</sup>C enters idle state.

The processes described above for master receiver operation of I2C can be depicted as the following figure.



Figure 11-42 Formats and States in the Master Receiver Mode

#### 11.9.8.3 Slave Transmitter

To operate I<sup>2</sup>C in slave transmitter, follow the recommended steps below.

- If the main operating clock (SCLK) of the system is slower than that of SCL, load value 0x00 into I2CSDAHR to make SDA change within one system clock period from the falling edge of SCL. Note that the hold time of SDA is calculated by SDAH x period of SCLK where SDAH is multiple of number of SCLK coming from I2CSDAHR. When the hold time of SDA is longer than the period of SCLK, I<sup>2</sup>C (slave) cannot transmit serial data properly.
- 2. Enable I<sup>2</sup>C by setting IICEN bit and INTEN bit in I2CMR. This provides main clock to the peripheral.
- When a START condition is detected, I<sup>2</sup>C receives one byte of data and compares it with SLA bits in I2CSAR. If the GCALLEN bit in I2CSAR is enabled, I<sup>2</sup>C compares the received data with value 0x00, the general call address.
- 4. If the received address does not equal to SLA bits in I2CSAR, I<sup>2</sup>C enters idle state ie, waits for another START condition. Else if the address equals to SLA bits and the ACKEN bit is enabled, I<sup>2</sup>C generates SSEL interrupt and the SCL line is held LOW. Note that even if the address equals to SLA bits, when the ACKEN bit is disabled, I2C enters idle state. When SSEL interrupt occurs, load transmit data to I2CDR and write arbitrary value to I2CSR to release SCL line.
- 5. 1-Byte of data is being transmitted.
- 6. In this step, I2C generates TEND interrupt and holds the SCL line LOW regardless of the reception of ACK signal from master. Slave can select one of the following cases.

No ACK signal is detected and I<sup>2</sup>C waits STOP or repeated START condition.
ACK signal from master is detected. Load data to transmit into I2CDR.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1) move to step 7 to terminate communication. In case of 2) move to step 5. In either case, a repeated START condition can be detected. For that case, move step 4.

 This is the final step for slave transmitter function of I<sup>2</sup>C, handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2CSR, write arbitrary value to I2CSR. After this, I2C enters idle state.



The next figure shows flow chart for handling slave transmitter function of I<sup>2</sup>C.

Figure 11-43 Formats and States in the Slave Transmitter Mode

#### 11.9.8.4 Slave Receiver

To operate I<sup>2</sup>C in slave receiver, follow the recommended steps below.

- If the main operating clock (SCLK) of the system is slower than that of SCL, load value 0x00 into I2CSDAHR to make SDA change within one system clock period from the falling edge of SCL. Note that the hold time of SDA is calculated by SDAH x period of SCLK where SDAH is multiple of number of SCLK coming from I2CSDAHR. When the hold time of SDA is longer than the period of SCLK, I<sup>2</sup>C (slave) cannot transmit serial data properly.
- 2. Enable I<sup>2</sup>C by setting IICEN bit and INTEN bit in I2CMR. This provides main clock to the peripheral.
- When a START condition is detected, I<sup>2</sup>C receives one byte of data and compares it with SLA bits in I2CSAR. If the GCALLEN bit in I2CSAR is enabled, I<sup>2</sup>C compares the received data with value 0x00, the general call address.
- 4. If the received address does not equal to SLA bits in I2CSAR, I<sup>2</sup>C enters idle state ie, waits for another START condition. Else if the address equals to SLA bits and the ACKEN bit is enabled, I<sup>2</sup>C generates SSEL interrupt and the SCL line is held LOW. Note that even if the address equals to SLA bits, when the ACKEN bit is disabled, I<sup>2</sup>C enters idle state. When SSEL interrupt occurs and I<sup>2</sup>C is ready to receive data, write arbitrary value to I2CSR to release SCL line.
- 5. 1-Byte of data is being received.
- 6. In this step, I<sup>2</sup>C generates TEND interrupt and holds the SCL line LOW regardless of the reception of ACK signal from master. Slave can select one of the following cases.

1) No ACK signal is detected (ACKEN=0) and  $I^2C$  waits STOP or repeated START condition. 2) ACK signal is detected (ACKEN=1) and  $I^2C$  can continue to receive data from master.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1) move to step 7 to terminate communication. In case of 2) move to step 5. In either case, a repeated START condition can be detected. For that case, move step 4.

 This is the final step for slave receiver function of I<sup>2</sup>C, handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2CSR, write arbitrary value to I2CSR. After this, I<sup>2</sup>C enters idle state.

The process can be depicted as following figure when I<sup>2</sup>C operates in slave receiver mode.





Figure 11-44 Formats and States in the Slave Receiver Mode

# 11.9.9 Register Map

Name	Address	Dir	Default	Description
I2CMR	DAH	R/W	00H	I <sup>2</sup> C Mode Control Register
I2CSR	DBH	R	00H	I <sup>2</sup> C Status Register
I2CSCLLR	DCH	R/W	3FH	SCL Low Period Register
I2CSCLHR	DDH	R/W	3FH	SCL High Period Register
I2CSDAHR	DEH	R/W	01H	SDA Hold Time Register
I2CDR	DFH	R/W	FFH	I <sup>2</sup> C Data Register
I2CSAR	D7H	R/W	00H	I <sup>2</sup> C Slave Address Register
I2CSAR1	D6H	R/W	00H	I <sup>2</sup> C Slave Address Register 1

# 11.9.10 I<sup>2</sup>C Register description

I<sup>2</sup>C Registers are composed of I<sup>2</sup>C Mode Control Register (I2CMR), I<sup>2</sup>C Status Register (I2CSR), SCL Low Period Register (I2CSCLLR), SCL High Period Register (I2CSCLHR), SDA Hold Time Register (I2CSDAHR), I<sup>2</sup>C Data Register (I2CDR), and I<sup>2</sup>C Slave Address Register (I2CSAR).

# 11.9.11 Register description for I<sup>2</sup>C

# I2CMR (I<sup>2</sup>C Mode Control Register) : DAH

7	6	5	4	3	2	1	0			
IF	ICEN	RESET	INTEN	ACKEN	MASTER	STOP	START			
RW	RW	RW	RW	RW	R	RW	RW			
							nitial value : 00			
		IIF	This is interru	pt flag bit.						
			0 No in	terrupt is gene	erated or interr	upt is cleared				
			1 An in	terrupt is gene	erated					
		IICEN	Enable I <sup>2</sup> C F	unction Block	(by providing o	clock)				
			0 I <sup>2</sup> C is	inactive						
			1 I <sup>2</sup> C is	active						
		RESET	Initialize interr	nal registers o	f I <sup>2</sup> C.					
			0 No op	peration						
			1 Initial	ize I <sup>2</sup> C, auto c	leared					
		INTEN	Enable interru	pt generation	of I <sup>2</sup> C.					
			0 Disat	ole interrupt, o	perates in poll	ing mode				
			1 Enab	le interrupt						
		ACKEN	Controls ACK	signal genera	ation at ninth S	CL period.				
			Note) ACK signal is output (SDA=0) for the following 3 cases.							
				When received address packet equals to SLA bits in I2CSAR When received address packet equals to value 0x00 with GCALL						
			enabled	eu auuress p	Jackel equals	to value ux	OU WIT GCAI			
			When I <sup>2</sup> C ope	rates as a rec	eiver (master	or slave)				
			0 No A	CK signal is g	enerated (SDA	<b>\=1</b> )				
			1 ACK	signal is gene	rated (SDA=0)	)				
		MASTER	Represent op	erating mode	of I <sup>2</sup> C					
			0 I <sup>2</sup> C is	in slave mode	е					
			1 I <sup>2</sup> C is	in master mo	de					
		STOP	When I <sup>2</sup> C is n	naster, genera	tes STOP con	dition.				
			0 No op	peration						
			1 STOP condition is to be generated							
		START	When I <sup>2</sup> C is n	naster, genera	tes START co	ndition.				
			0 No operation							
			1 STAF		d START cond					

# I2CSR (I<sup>2</sup>C Status Register) : DBH

7	6	5	4	3	2	1	0		
GCALL	TEND	STOP	SSEL	MLOST	BUSY	TMODE	RXACK		
R	R	R	R	R	R	R	R		
						I	nitial value : 00		
		GCALL	This bit has o slave. Note 1)		ing depending	g on whether	I <sup>2</sup> C is master		
			(Address ACk	() from slave.	-		received AAC		
			When I2C is a			-	call.		
			0 No A	ACK is receive	ed (Master mo	de)			
				K is received (	-				
			0 Rece	ived address i	s not general	call address (	Slave mode)		
			1 Gene	ral call addres	s is detected	(Slave mode)			
		TEND	This bit is set	when 1-Byte of	of data is trans	ferred comple	etely. Note 1)		
			0 1 byte	e of data is no	t completely tr	ansferred			
			1 1 byte	e of data is co	mpletely trans	ferred			
		STOP	This bit is set	when STOP c	ondition is def	ected. Note 1	)		
			0 No S	TOP condition	is detected				
				P condition is a					
		SSEL	This bit is set	when I <sup>2</sup> C is ac	dressed by o	ther master. N	lote 1)		
			0 I <sup>2</sup> C is	not selected a	as slave				
			1 I <sup>2</sup> C is	addressed by	other master	and acts as a	slave		
		MLOST	This bit repres	sents the resul	t of bus arbitra	ation in maste	r mode. Note 1		
			0 l <sup>2</sup> C m	aintains bus n	nastership				
			1 l <sup>2</sup> C ha	as lost bus ma	stership durin	g arbitration p	rocess		
		BUSY	This bit reflect	ts bus status.					
			0 l <sup>2</sup> C b	us is idle, so a	ny master car	n issue a STAI	RT condition		
			1 l <sup>2</sup> C b	us is busy					
		TMODE	This bit is use	d to indicate v	hether I2C is	transmitter or	receiver.		
			$0 \qquad I^2 C$ is a receiver						
			1 $l^2C$ is a transmitter						
		RXACK	This bit show	s the state of	ACK signal.				
				CK is received	0				
			1 ACK	is generated a	t ninth SCL pe	eriod			

Note 1) These bits can be source of interrupt.

When an I<sup>2</sup>C interrupt occurs except for STOP interrupt, the SCL line is hold LOW. To release SCL, write arbitrary value to I2CSR. When I2CSR is written, the TEND, STOP, SSEL, LOST, RXACK bits are cleared.

#### I2CSCLLR (SCL Low Period Register) : DCH

7	6	5	4	3	2	1	0
SCLL7	SCLL6	SCLL5	SCLL4	SCLL3	SCLL2	SCLL1	SCLL0
RW							

Initial value : 3FH

 $\label{eq:SCLL[7:0]} \begin{array}{l} \mbox{This register defines the LOW period of SCL when I^2C operates in master mode. The base clock is SCLK, the system clock, and the period is calculated by the formula : t_{SCLK} \times (4 \times SCLL + 1) where t_{SCLK} is the period of SCLK. \end{array}$ 

#### I2CSCLHR (SCL High Period Register) : DDH

7	6	5	4	3	2	1	0	
SCLH7	SCLH6	SCLH5	SCLH4	SCLH3	SCLH2	SCLH1	SCLH0	
RW								
							nitial value : 3	FH

So, the operating frequency of I<sup>2</sup>C in master mode (fI2C) is calculated by the following equation.

$$fI2C = \frac{1}{tSCLK \times (4 (SCLL + SCLH) + 4)}$$

#### I2CSDAHR (SDA Hold Time Register) : DEH

7	6	5	4	3	2	1	0
SDAH7	SDAH6	SDAH5	SDAH4	SDAH3	SDAH2	SDAH1	SDAH0
RW							
							nitial value : 01H

### I2CDR (I<sup>2</sup>C Data Register) : DFH

7	6	5	4	3	2	1	0
ICD7	ICD6	ICD5	ICD4	ICD3	ICD2	ICD1	ICD0
RW							

Initial value : FFH

**ICD[7:0]** When I<sup>2</sup>C is configured as a transmitter, load this register with data to be transmitted. When I<sup>2</sup>C is a receiver, the received data is stored into this register.

# I2CSAR (I<sup>2</sup>C Slave Address Register) : D7H

7	6	5	4	3	2	1	0			
SLA7	SLA6	SLA5	SLA4	SLA3	SLA2	SLA1	GCALLEN			
RW	RW	RW	RW	RW	RW	RW	RW			
						l	nitial value : 00ł			
	:	SLA[7:1]	These bits configure the slave address of this I <sup>2</sup> C module when I2C operates in slave mode.							
	G	GCALLEN		des whether erates in slave		eneral call add	dress or not			
			0 Ignore general call add							
		1 Allow general call address								

# I2CSAR1 (I2C Slave Address Register 1) : D6H

7	6	5	4	3	2	1	0			
SLA7	SLA6	SLA5	SLA4	SLA3	SLA2	SLA1	GCALLEN			
RW	RW	RW	RW	RW	RW	RW	RW			
							nitial value : 00H			
	\$	SLA[7:1]	These bits configure the slave address of this I2C module when I2C operates in slave mode.							
	G	CALLEN	This bit decides whether I2C allows general call address or not when I2C operates in slave mode.							
			0 Igno	ore general cal	ll address					
			1 Allow general call address							

# 11.10 12-Bit A/D Converter

#### 11.10.1 Overview

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a corresponding 12-bit digital value. The A/D module has tenth analog inputs. The output of the multiplex is the input into the converter, which generates the result via successive approximation. The A/D module has four registers which are the control register ADCM (A/D Converter Mode Register), ADCM2 (A/D Converter Mode Register 2) and A/D result register ADCHR (A/D Converter Result High Register) and ADCLR (A/D Converter Result Low Register). It is selected for the corresponding channel to be converted by setting ADSEL[3:0]. To executing A/D conversion, ADST bit sets to '1'. The register ADCHR and ADCLR contains the results of the A/D conversion. When the conversion is completed, the result is loaded into the ADCHR and ADCLR, the A/D conversion, AFLAG bit is read as '0'. If using STBY (power down) bit, the ADC is disabled. Also internal timer, external generating event, comparator, the trigger of timer1pwm and etc. can start ADC regardless of interrupt occurrence.

ADC Conversion Time = ADCLK \* 60 cycles

After STBY bit is reset (ADC power enable) and it is restarted, during some cycle, ADC conversion value may have an inaccurate value.



### 11.10.2 Block Diagram

Figure 11-45 ADC Block Diagram

# Z51F6412 Product Specification









Figure 11-47 A/D Power(AVDD) Pin Connecting Capacitor

### 11.10.3 ADC Operation



Figure 11-48 ADC Operation for Align bit

Z51F6412 Product Specification



Figure 11-49 Converter Operation Flow

#### 11.10.4 Register Map

Name	Address	Dir	Default	Description
ADCM	9AH	R/W	8FH	A/D Converter Mode Register
ADCRH	9BH	R	-	A/D Converter Result High Register
ADCRL	9CH	R	-	A/D Converter Result Low Register
ADCM2	9BH	R/W	01H	A/D Converter Mode 2 Register

### 11.10.5 ADC Register description

The ADC Register consists of A/D Converter Mode Register (ADCM), A/D Converter Result High Register (ADCRH), A/D Converter Result Low Register (ADCRL), A/D Converter Mode 2 Register (ADCM2).

Note) when STBY bit is set to '1', ADCM2 can be read. If ADC enables, it is possible only to write ADCM2.When reading, ADCRH is read.

# 11.10.6 Register description for ADC

# ADCM (A/D Converter Mode Register) : 9AH

7	6	5	4		3	2	1	0				
STBY	ADST	REFSEL	AFLAG	i AD	SEL3	ADSEL2	ADSEL1	ADSEL0				
RW	RW	RW	R	R	Ŵ	RW	RW	RW				
							I	nitial value : 8F				
		STBY	Control op	eration of	A/D star	ndby (power c	down)					
			0 A	DC module	e enable							
			1 A	DC module	e disable	e (power dowr	n)					
		ADST	Control A/	D Convers	sion stop	/start.						
			0 A	DC Conve	rsion Sto	р						
			1 A	DC Conve	rsion Sta	art						
	I	REFSEL	A/D Conve	erter refere	ence sele	ection						
				ternal Ref								
			1 E:	xternal Re	ference(	AVREF, AN0	disable)					
		AFLAG	A/D Conve	erter opera	ation stat	е						
			0 D	5								
			1 A	/D Conver	sion finis	hed						
	A	DSEL[3:0]	A/D Conve	-								
			ADSEL3	ADSEL 2	ADSEI 1	L ADSEL 0	Description					
			0	0	0	0	Channel0(A	N0)				
			0	0	0	1	Channel1(A	N1)				
			0	0	1	0	Channel2(A	N2)				
			0	0	1	1	Channel3(A	N3)				
			0	1	0	0	Channel4(A	N4)				
			0	1	0	1	Channel5(A	N5)				
			0	1	1	0	Channel6(A	N6)				
			0	1	1	1	Channel7(A	N7)				
			1	0	0	0	Channel8(A	N8)				
			1	0	0	1	Channel9(A	N9)				
			1	0	1	0	Channel10(					
			1	0	1	1	Channel11(	,				
			1	1	0	0	Channel12(	(AN12)				
			1	1	0	1	Channel13					
			1	1	1	0	Channel14(	-				
			1	1	1	1	Channel15	(VDD18)				

#### ADCRH (A/D Converter Result High Register) : 9BH

7	6	5	4	3	2	1	0
ADDM11	ADDM10	ADDM9	ADDM8	ADDM7	ADDM6	ADDM5	ADDM4
				ADDL11	ADDL10	ADDL9	ADDL8
R	R	R	R	R	R	R	R

Initial value : xxH

ADDM[11:4] MSB align, A/D Converter High result (8-bit) ADDL[11:8] LSB align, A/D Converter High result (4-bit)

# ADCRL (A/D Converter Result Low Register) : 9CH

7	6	5	4	3	2	1	0	
ADDM3	ADDM2	ADDM1	ADDM0					
ADDL7	ADDL6	ADDL5	ADDL4	ADDL3	ADDL2	ADDL1	ADDL0	
R	R	R	R	R	R	R	R	
							Initial value : x	αH

ADDM[3:0] ADDL[7:0]

MSB align, A/D Converter Low result (4-bit) LSB align, A/D Converter Low result (8-bit)

#### ADCM2 (A/D Converter Mode Register) : 9BH

XTRG   TSEL2   TSEL1   TSEL0   ADCCK2   AUGN   CKSEL1   CKSEL0     RW	7	6	5	4		3	2	1	0		
RW   Initial value : 01     EXTRG   A/D external Trigger   0   External Trigger disable   1   External Trigger enable   1   External Trigger enable   1   External Trigger enable   1   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2   2 <td< th=""><th></th><th>-</th><th>т</th><th>Т</th><th></th><th>-</th><th>Т</th><th></th><th>T 1</th></td<>		-	т	Т		-	Т		T 1		
EXTRG   A/D external Trigger     0   External Trigger disable     1   External Trigger enable     TSEL[2:0]   A/D Trigger Source selection     TSEL2   TSEL1     0   0     0   0     0   0     0   0     0   0     0   0     0   0     0   1     0   1     0   1     0   1     0   1     0   1     0   1     1   0     1   0     1   1     1   1     1   1     1   1     1   1     1   1     1   1     1   1     1   1     1   1     1   1     1   1     1   1     1   1     1   1		-	-		-		-				
EXTRG   A/D external Trigger disable     0   External Trigger disable     1   External Trigger enable     TSEL[2:0]   A/D Trigger Source selection     TSEL[2:0]   TSEL2   TSEL1   TSEL0     0   0   0   Ext. Interrupt 0     0   0   1   Ext. Interrupt 1     0   0   1   Ext. Interrupt 7     0   1   1   Timer0 interrupt event     1   0   1   Timer2 interrupt event     1   1   0   Timer2 interrupt event     1   1   0   Timer3 interrupt event     1   1   1   Timer4 interrupt event     1   1   1   Source of ADC clock selection     1   USE SCLK(fx) as source of ADC clock selection with CKSEL	RW	RW	RW	RN	N	RW	RW				
0   External Trigger disable     1   External Trigger enable     TSEL[2:0]   A/D Trigger Source selection     TSEL2   TSEL1   TSEL0     0   0   0     0   0   1     0   0   1     0   0   1     0   1   1     0   1   1     0   1   1     0   1   1     0   1   1     0   1   1     0   1   1     1   0   1     1   1   1     1   1   1     1   1   1     1   1   1     1   1   1     1   1   1     1   1   1     1   1   1     1   1   1     1   1   1     1   1   1     1   1   1     Inserial inter								1	nitial value : 0		
1   External Trigger enable     TSEL[2:0]   A/D Trigger Source selection     TSEL2   TSEL1   TSEL0   Description     0   0   0   Ext. Interrupt 0     0   0   1   Ext. Interrupt 1     0   1   0   Pin Change Interrupt 7     0   1   1   Timer0 interrupt event     1   0   0   Timer2 interrupt event     1   1   0   Timer3 interrupt event     1   1   1   Timer4 interrupt event     1   1   1   Use SCLK(fx) as source of ADC clock selection     1   use (1/2 fx) as source of ADC clock selection   Timer4 interrupt fX     1   use (1/2 fx) as source of ADC clock selection with CKSEL   This bit would be needed for higher SCLK frequency the 10MHz     ALIGN   A/D Converter data align selection.   0   MSB align (ADCRH[7:0], ADCRL[7:			EXTRG	A/D exte	ernal Tri	igger					
TSEL[2:0]   A/D Trigger Source selection     TSEL2   TSEL1   TSEL0   Description     0   0   0   Ext. Interrupt 0     0   0   1   Ext. Interrupt 1     0   1   0   Pin Change Interrupt 7     0   1   1   Timer0 interrupt event     1   0   0   Timer2 interrupt event     1   0   1   Timer3 interrupt event     1   1   1   Timer4 interrupt event     1   1   Use SCLK(fx) as source of ADC clock selection <tr< td=""><td></td><td></td><td></td><td>0</td><td>Externa</td><td>al Trigger di</td><td>sable</td><td></td><td></td></tr<>				0	Externa	al Trigger di	sable				
TSEL2TSEL1TSEL0Description000Ext. Interrupt 0001Ext. Interrupt 1010Pin Change Interrupt 7011Timer0 interrupt event100Timer1 interrupt event101Timer2 interrupt event110Timer3 interrupt event111Timer4 interrupt event111Clock selection 20use SCLK(fx) as source of ADC clock selectionIntervent totth CKSELThis bit would be needed for higher SCLK frequency the 10MHzALIGNA/D Converter data align selection.0MSB align (ADCRH[7:0], ADCRL[7:4])1LSB align (ADCRH[3:0], ADCRL[7:4])1LSB align (ADCRH[3:0], ADCRL[7:0])CKSEL1CKSEL0ADC ClockADC VDD				1	Externa	al Trigger ei	nable				
0   0   0   Ext. Interrupt 0     0   0   1   Ext. Interrupt 1     0   1   0   Pin Change Interrupt 7     0   1   1   Timer0 interrupt event     1   0   0   Timer1 interrupt event     1   0   1   Timer2 interrupt event     1   1   1   Timer3 interrupt event     1   1   1   Timer3 interrupt event     1   1   1   Timer4 interrupt event     1   1   1   Use SCLK(fx) as source of ADC clock selection     1   use SCLK(fx) as source of ADC clock selection   Intervent Hotel     1   use (1/2 fx) as source of ADC clock selection   Intervent Hotel     1   use SCLK(fx) as source of ADC clock selection   Intervent Hotel     1   Use State   Intervent Hotel   Intervent Hotel		Т	SEL[2:0]	A/D Trig	gger Sou	urce selection	on				
0   0   1   Ext. Interrupt 1     0   1   0   Pin Change Interrupt 7     0   1   1   Timer0 interrupt event     1   0   0   Timer1 interrupt event     1   0   1   Timer2 interrupt event     1   1   0   Timer3 interrupt event     1   1   1   Timer4 interrupt event     1   1   1   Timer4 interrupt event     ADCCK2   A/D Converter Clock selection 2   Use SCLK(fx) as source of ADC clock selection     1   use (1/2 fx) as source of ADC clock selection   1     1   use (1/2 fx) as source of ADC clock selection with CKSEL   This bit would be needed for higher SCLK frequency the 10MHz     ALIGN   A/D Converter data align selection.   0   MSB align (ADCRH[7:0], ADCRL[7:4])     1   LSB align (ADCRH[3:0], ADCRL[7:0])   1   LSB align (ADCRH[3:0], ADCRL[7:0])     CKSEL[1:0]   A/D Converter Clock selection   CKSEL0   ADC Clock   ADC VDD				TSEL2	TSEL	1 TSEL	Description	n			
0   1   0   Pin Change Interrupt 7     0   1   1   Timer0 interrupt event     1   0   0   Timer1 interrupt event     1   0   1   Timer2 interrupt event     1   1   0   Timer3 interrupt event     1   1   1   Timer3 interrupt event     1   1   1   Timer4 interrupt event     1   1   1   Timer4 interrupt event     ADCCK2   A/D Converter Clock selection 2   0   use SCLK(fx) as source of ADC clock selection     1   use (1/2 fx) as source of ADC clock selection with CKSEL   This bit would be needed for higher SCLK frequency the 10MHz     ALIGN   A/D Converter data align selection.   0   MSB align (ADCRH[7:0], ADCRL[7:4])     1   LSB align (ADCRH[3:0], ADCRL[7:0])   1   LSB align (ADCRH[3:0], ADCRL[7:0])     CKSEL[1:0]   A/D Converter Clock selection   CKSEL1   CKSEL0   ADC Clock   ADC VDD				0	0	0	Ext. Interru	upt 0			
0   1   1   Timer0 interrupt event     1   0   0   Timer1 interrupt event     1   0   1   Timer2 interrupt event     1   1   0   Timer3 interrupt event     1   1   1   Timer4 interrupt event     1   1   1   Timer4 interrupt event     ADCCK2   A/D Converter Clock selection 2   0   use SCLK(fx) as source of ADC clock selection     1   use (1/2 fx) as source of ADC clock selection with CKSEL   This bit would be needed for higher SCLK frequency the 10MHz     ALIGN   A/D Converter data align selection.   0   MSB align (ADCRH[7:0], ADCRL[7:4])     1   LSB align (ADCRH[3:0], ADCRL[7:0])   1   LSB align (ADCRH[3:0], ADCRL[7:0])     CKSEL[1:0]   A/D Converter Clock selection   CKSEL1   CKSEL0   ADC Clock   ADC VDD				0	0	1	Ext. Interru	upt 1			
1   0   0   Timer1 interrupt event     1   0   1   Timer2 interrupt event     1   1   0   Timer3 interrupt event     1   1   1   Timer4 interrupt event     1   1   1   Timer4 interrupt event     ADCCK2   A/D Converter Clock selection 2   0     0   use SCLK(fx) as source of ADC clock selection   1     1   use (1/2 fx) as source of ADC clock selection with CKSEL   This bit would be needed for higher SCLK frequency the 10MHz     ALIGN   A/D Converter data align selection.   0   MSB align (ADCRH[7:0], ADCRL[7:4])     1   LSB align (ADCRH[3:0], ADCRL[7:0])   A/D Converter Clock selection     CKSEL1   CKSEL0   ADC Clock   ADC VDD				0	1	0	Pin Chang	e Interrupt 7			
1   0   1   Timer2 interrupt event     1   1   0   Timer3 interrupt event     1   1   1   Timer4 interrupt event     ADCCK2   A/D Converter Clock selection 2   0     0   use SCLK(fx) as source of ADC clock selection   1     1   use (1/2 fx) as source of ADC clock selection with CKSEL   This bit would be needed for higher SCLK frequency the 10MHz     ALIGN   A/D Converter data align selection.   0   MSB align (ADCRH[7:0], ADCRL[7:4])     1   LSB align (ADCRH[3:0], ADCRL[7:0])   A/D Converter Clock selection     CKSEL[1:0]   A/D Converter Clock selection				0	1	1	Timer0 inte	errupt event			
1   1   0   Timer3 interrupt event     1   1   1   Timer4 interrupt event     ADCCK2   A/D Converter Clock selection 2   0     0   use SCLK(fx) as source of ADC clock selection     1   use (1/2 fx) as source of ADC clock selection with CKSEL     This bit would be needed for higher SCLK frequency the 10MHz     ALIGN   A/D Converter data align selection.     0   MSB align (ADCRH[7:0], ADCRL[7:4])     1   LSB align (ADCRH[3:0], ADCRL[7:0])     CKSEL[1:0]   A/D Converter Clock selection				1	0	0	Timer1 inte	errupt event			
ADCCK2   1   1   1   Timer4 interrupt event     ADCCK2   A/D Converter Clock selection 2   0   use SCLK(fx) as source of ADC clock selection     1   use (1/2 fx) as source of ADC clock selection with CKSEL   This bit would be needed for higher SCLK frequency the 10MHz     ALIGN   A/D Converter data align selection.   0   MSB align (ADCRH[7:0], ADCRL[7:4])     1   LSB align (ADCRH[3:0], ADCRL[7:0])   A/D Converter Clock selection     CKSEL[1:0]   A/D Converter Clock selection				1	0	1	Timer2 inter	errupt event			
ADCCK2   A/D Converter Clock selection 2     0   use SCLK(fx) as source of ADC clock selection     1   use (1/2 fx) as source of ADC clock selection with CKSEL     This bit would be needed for higher SCLK frequency th     10MHz     ALIGN     A/D Converter data align selection.     0   MSB align (ADCRH[7:0], ADCRL[7:4])     1   LSB align (ADCRH[3:0], ADCRL[7:0])     CKSEL[1:0]   A/D Converter Clock selection     CKSEL1   CKSEL0   ADC Clock				1	1	0	Timer3 inte	Timer3 interrupt event			
0   use SCLK(fx) as source of ADC clock selection     1   use (1/2 fx) as source of ADC clock selection with CKSEL     This bit would be needed for higher SCLK frequency th     10MHz     ALIGN     A/D Converter data align selection.     0   MSB align (ADCRH[7:0], ADCRL[7:4])     1   LSB align (ADCRH[3:0], ADCRL[7:0])     CKSEL[1:0]   A/D Converter Clock selection     CKSEL1   CKSEL0   ADC VDD				1	1	1	Timer4 inte	errupt event			
1   use (1/2 fx) as source of ADC clock selection with CKSEL     This bit would be needed for higher SCLK frequency th     10MHz     ALIGN     A/D Converter data align selection.     0   MSB align (ADCRH[7:0], ADCRL[7:4])     1   LSB align (ADCRH[3:0], ADCRL[7:0])     CKSEL[1:0]   A/D Converter Clock selection     CKSEL1   CKSEL0   ADC Clock		A	ADCCK2	A/D Cor	nverter (	Clock select	tion 2				
This bit would be needed for higher SCLK frequency the 10MHz     ALIGN   A/D Converter data align selection.     0   MSB align (ADCRH[7:0], ADCRL[7:4])     1   LSB align (ADCRH[3:0], ADCRL[7:0])     CKSEL[1:0]   A/D Converter Clock selection     CKSEL1   CKSEL0   ADC VDD				0	use SC	CLK(fx) as s	ource of ADC o	clock selection	ı		
10MHz     ALIGN   A/D Converter data align selection.     0   MSB align (ADCRH[7:0], ADCRL[7:4])     1   LSB align (ADCRH[3:0], ADCRL[7:0])     CKSEL[1:0]   A/D Converter Clock selection     CKSEL1   CKSEL0   ADC VDD				1	use (1/	2 fx) as sou	rce of ADC clo	ck selection w	ith CKSEL		
0 MSB align (ADCRH[7:0], ADCRL[7:4]) 1 LSB align (ADCRH[3:0], ADCRL[7:0]) CKSEL[1:0] A/D Converter Clock selection CKSEL1 CKSEL0 ADC Clock ADC VDD							e needed for	higher SCLK	K frequency th		
1   LSB align (ADCRH[3:0], ADCRL[7:0])     CKSEL[1:0]   A/D Converter Clock selection     CKSEL1   CKSEL0   ADC Clock     ADC VDD   ADC VDD			ALIGN	A/D Cor	nverter o	data align s	election.				
CKSEL[1:0] A/D Converter Clock selection CKSEL1 CKSEL0 ADC Clock ADC VDD				0	MSB al	lign (ADCR	H[7:0], ADCRL	[7:4])			
CKSEL1 CKSEL0 ADC Clock ADC VDD				1	LSB ali	gn (ADCRF	I[3:0], ADCRL[	7:0])			
		С	KSEL[1:0]	A/D Co	onverter	Clock selec	ction				
0 0 fx/2 Test Only				CKSEL	_1 Cł	KSELO A	ADC Clock	ADC \	/DD		
				0	0	f	x/2	Test C	Dnly		

# Z51F6412 Product Specification

-	-	-	- 2	
 -	-0.5	-15	10	

0	1	fx/4	3V~5V
1	0	fx/8	2.7V~3V
1	1	fx/32	2.4V~2.7V

Note) 1. fx : system clock

2. ADC clock have to be used 3MHz under

# 11.11 CALCULATOR\_AI

### 11.11.1 Introduction

The CALCULATOR\_AI block is an integrated version of multiplier and divider data path block. All operation is performed with signed extension (signed multiplication, signed division). The multiplication needs only one clock cycle, but the division is performed during 32 clock cycles. You can use the EOD (End of Division) flag bit to control the division calculation flow. If divisor equals to 0, the DIV\_BY\_0 flag is 1 and the division result is filled with maximum value and the remainder is replaced with the dividend value.

The registers for CALCULATOR\_AI can be indirectly accessed via CAL\_CNTR, CAL\_ADDR, CAL\_DATA to save the SFR area and to increase the code performance. The access address will be automatically incremented when you access to CAL\_DATA (Read/Write).



Figure 11-50 Calculator Block Diagram

#### 11.11.2 Calculator Registers map

Name	Address	Dir	Default	Description
CAL_CNTR	F7H	R/W	02H	Calculator Control Register
CAL_ADDR	EEH	R/W	00H	Calculator Address Register
CAL_DATA	EFH	R/W	00H	Calculator Data Register

#### 11.11.3 Calculator Registers description

CAL\_CNTR (Calculator Control Register) : F7H

The Calculator Register consists of Calculator Control Register (CAL\_CNTR), Calculator Address Register (CAL\_ADDR), Calculator Data Register (CAL\_DATA).

#### 11.11.4 Calculator Registers

7	6	5	4	3	2	1	0			
-	-	-	-	-	DIV_BY_0	EOD	SOD			
-	-	-	-	-	R	R	RW			
						I	nitial value : 02H			
	[	DIV_BY_0	Indicate if Divis	sor equals 0						
			0 Diviso	or is not 0						
			1 Diviso	or is 0						
		EOD	End of Division	1						
			Note) Multiplication needs only one clock cycle.							
			Note) Division	needs 32 cloc	k cycles					
			0 Durin	g Calculation						
			1 Idle o	r End of Calcu	Ilation					
		SOD	Start of Divisio	n						
			Note) SOD bit	will be automa	atically cleared	d after one clo	ck cycle.			
			0 Idle							
			1 Start	of Division (au	to cleared)					

### CAL\_ADDR (Calculator Control Register) : EEH

7	6	5	4	3	2	1	0	
CAL_ADDR7	CAL_ADDR6	CAL_ADDR5	CAL_ADDR4	CAL_ADDR3	CAL_ADDR2	CAL_ADDR1	CAL_ADDR0	
RW								
						I	nitial value : 00	ЭН

CAL\_ADDR[7:0] Calculator Internal Register Current Address Index Value for Indirect Auto-Incremented Addressing Mode

CAL	DATA	(Calculator	Control	Register	):EFH
-----	------	-------------	---------	----------	-------

	7	6	5	4	3	2	1	0	
ſ	CAL_DATA7	CAL_DATA6	CAL_DATA5	CAL_DATA4	CAL_DATA3	CAL_DATA2	CAL_DATA1	CAL_DATA0	
	RW	RW	RW	RW	RW	RW	RW	RW	
	Initial value : 00								ЭH
**CAL\_DATA[7:0]** Calculator Internal Register Current Value indexed by CAL\_ADDR address index value

#### 11.11.5 Calculator Library

#### 11.11.5.1 Signed Multiplication

```
___sfr ___at (0xF7) CAL_CNTR;
____sfr ___at (0xEE) CAL_ADDR;
___sfr ___at (0xEF) CAL_DATA;
#define CAL DIV START 0x01
#define CAL_DIV_DONE 0x02
#define CAL_DIV_BY_0 0x04
long L_mul( short a, short b ) {
    long mul_o;
    mul_o = 0;
    CAL_ADDR = 0;
                             // currently point to MA[15:8]
    CAL DATA = a >> 8;
                             // MA[15:08]<-a[15:08], ADDR<-ADDR+1</pre>
                             // MA[07:00]<-a[07:00], ADDR<-ADDR+1</pre>
    CAL_DATA = a;
    CAL_DATA = b >> 8;
                            // MB[15:08]<-b[15:08], ADDR<-ADDR+1</pre>
    CAL DATA = b;
                             // MB[07:00]<-b[07:00], ADDR<-ADDR+1</pre>
    // now ADDR points to MO[31:24],
    // so just read it
    mul_o = (unsigned long)CAL_DATA<<24; // MO[31:24], ADDR<-ADDR+1</pre>
    mul o |= (unsigned long)CAL DATA<<16; // MO[23:16], ADDR<-ADDR+1</pre>
    mul_o |= (unsigned long)CAL_DATA<<8; // MO[15:08], ADDR<-ADDR+1</pre>
    mul_o |= (unsigned long)CAL_DATA; // MO[07:00], ADDR<-ADDR+1</pre>
    return mul_o;
}
```

#### 11.11.5.2 Signed Division

```
__sfr __at (0xF7) CAL_CNTR;
__sfr __at (0xEE) CAL_ADDR;
__sfr __at (0xEF) CAL_DATA;
#define CAL_DIV_START 0x01
#define CAL_DIV_DONE 0x02
#define CAL_DIV_BY_0 0x04
```

# Z51F6412 Product Specification

```
void L_div( long a, short b, long* q, short* r) {
    long div_q;
    short div_r;
    div_q = 0;
    div_r = 0;
    CAL_ADDR = 8;
                          // currently point to DA[31:24]
    CAL DATA = a >> 24;
                           // DA[31:24]<-a[31:24], ADDR<-ADDR+1</pre>
                            // DA[23:16]<-a[23:16], ADDR<-ADDR+1</pre>
    CAL_DATA = a >> 16;
                            // DA[15:08]<-a[15:08], ADDR<-ADDR+1</pre>
    CAL_DATA = a >> 8;
    CAL_DATA = a;
                            // DA[07:00]<-a[07:00], ADDR<-ADDR+1</pre>
    CAL_DATA = b >> 8;
                            // DB[15:08]<-b[15:08], ADDR<-ADDR+1
    CAL DATA = b_i
                            // DB[07:00]<-b[07:00], ADDR<-ADDR+1</pre>
    while( (CAL_CNTR & CAL_DIV_DONE) == 0);
    // wait until division is done (need 32clock cycles)
    // now ADDR points to DQ[31:24],
    // so just read it
    div_q = (unsigned long)CAL_DATA<<24; // DQ[31:24], ADDR<-ADDR+1
    div_q |= (unsigned long)CAL_DATA<<16; // DQ[23:16], ADDR<-ADDR+1
    div_q |= (unsigned long)CAL_DATA<<8; // DQ[15:08], ADDR<-ADDR+1</pre>
    div_q |= (unsigned long)CAL_DATA; // DQ[07:00], ADDR<-ADDR+1
    div_r = (unsigned long)CAL_DATA<<8; // DR[15:08], ADDR<-ADDR+1
    div_r |= (unsigned long)CAL_DATA; // DR[07:00], ADDR<-ADDR+1
    *q = div_q;
    *r = div_r;
}
```

# 12. Power Down Operation

## 12.1 Overview

The Z51F6412 MCU features three power-down modes to minimize the power consumption of the device. In power down mode, power consumption is reduced considerably. The device provides three kinds of power saving functions, IDLE, STOP1 and STOP2 mode. In three modes, program is stopped.

## 12.2 Peripheral Operation in IDLE/STOP Mode

Peripheral	IDLE Mode	STOP1 Mode	STOP2 Mode
CPU	ALL CPU Operation are Disable	ALL CPU Operation are Disable	ALL CPU Operation are Disable
RAM	Retain	Retain	Retain
Basic Interval Timer	Operates Continuously	Operates Continuously	Stop
Watch Dog Timer	Operates Continuously	Operates Continuously	Stop
Watch Timer	Operates Continuously	Stop (Only operate in sub clock mode)	Stop (Only operate in sub clock mode)
Timer	Operates Continuously	Halted (Only when the Event Counter Mode is Enable, Timer operates Normally)	Halted (Only when the Event Counter Mode is Enable, Timer operates Normally)
ADC	Operates Continuously	Stop	Stop
BUZ	Operates Continuously	Stop	Stop
SPI/SCI	Operates Continuously	Only operate with external clock	Only operate with external clock
I2C	Operates Continuously	Stop	Stop
Internal OSC (16MHz)	Oscillation	Stop	Stop
Main OSC (1~10MHz)	Oscillation	Stop	Stop
Sub OSC (32.768kHz)	Oscillation	Oscillation	Oscillation
Internal RCOSC (125kHz)	Oscillation	Oscillation	Stop
I/O Port	Retain	Retain	Retain
Control Register	Retain	Retain	Retain
Address Data Bus	Retain	Retain	Retain
Release Method	By RESET, all Interrupts	By RESET,Timer Interrupt (EC0,2,3,4,5), SIO (External clock), External Interrupt, UART by ACK PCI, I2C (slave mode), WT (sub clock), WDT, BIT	By RESET, Timer Interrupt (EC0,2,3,4,5), SIO (External clock), External Interrupt, UART by ACK PCI, I2C (slave mode), WT (sub clock)

Table 12-1 Peripheral Operation during Power Down Mode.

## 12.3 IDLE mode

The power control register is set to '01h' to enter the IDLE Mode. In this mode, the internal oscillation circuits remain active. Oscillation continues and peripherals are operated normally but CPU stops. It is released by reset or interrupt. To be released by interrupt, interrupt should be enabled before IDLE mode. If using reset, because the device becomes initialized state, the registers have reset value.



Figure 12-1 IDLE Mode Release Timing by External Interrupt



Figure 12-2 IDLE Mode Release Timing by /RESET

(Ex) MOV PCON, #0000\_0001b ; setting of IDLE mode : set the bit of STOP and IDLE Control register (PCON)

## 12.4 STOP mode

The power control register is set to '03h' to enter the STOP Mode. In the stop mode, the main oscillator, system clock and peripheral clock is stopped, but watch timer continue to operate. With the clock frozen, all functions are stooped, but the on-chip RAM and control registers are held.

The source for exit from STOP mode is hardware reset and interrupts. The reset re-defines all the control registers.

When exit from STOP mode, enough oscillation stabilization time is required to normal operation. Figure 12-3 shows the timing diagram. When released from STOP mode, the Basic interval timer is activated on wake-up. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). this guarantees that oscillator has started and stabilized.



Figure 12-3 STOP Mode Release Timing by External Interrupt



Figure 12-4 Mode Release Timing by /RESET

## 12.5 Release Operation of STOP1, 2 Mode

After STOP1, 2 mode is released, the operation begins according to content of related interrupt register just before STOP1, 2 mode start (Figure 12-5). Interrupt Enable Flag of All (EA) of IE should be set to `1`. Released by only interrupt which each interrupt enable flag = `1`, and jump to the relevant interrupt service routine.



Figure 12-5 STOP1, 2 Mode Release Flow

#### 12.5.1 Register Map

Table 12-2 Register Map

Name	Address	Dir	Default	Description
PCON	87H	R/W	00H	Power Control Register

#### 12.5.2 Power Down Operation Register description

The Power Down Operation Register consists of the Power Control Register (PCON).

#### 12.5.3 Register description for Power Down Operation

#### PCON (Power Control Register) : 87H



IDLE Mode 01H IDLE mode enable STOP1, 2 Mode 03H STOP1, 2 mode enable

Note)

- 1. To enter IDLE mode, PCON must be set to '01H'.
- To STOP1,2 mode, PCON must be set to '03H'. (In STOP1,2 mode, PCON register is cleared automatically by interrupt or reset)
- 3. When PCON is set to '03H', if SCCR[7] is set to '1', it enters the STOP1 mode. if SCCR[7] is cleared to '0', it enters the STOP2 mode
- 4. The different thing in STOP 1,2 is only clock operation of internal 125kHz-OSC during STOP mode operating.

# 13. RESET

## 13.1 Overview

The Z51F6412 MCU features reset by external RESETB pin. The following is the hardware setting value.

On Chip Hardware	Initial Value
Program Counter (PC)	0000h
Accumulator	00h
Stack Pointer (SP)	07h
Peripheral Clock	On
Control Register	Peripheral Registers refer
Brown-Out Detector	Enable

#### Table 13-1 Reset state

## 13.2 Reset source

The Z51F6412 MCU has five types of reset generation procedures. The following is the reset sources.

- External RESETB
- Power ON RESET (POR)
- WDT Overflow Reset (In the case of WDTEN = `1`)
- BOD Reset (In the case of BODEN = `1`)
- OCD Reset

# 13.3 Block Diagram



Figure 13-1 RESET Block Diagram

## 13.4 RESET Noise Canceller

The Figure 13-2 is the Noise canceller diagram for Noise cancel of RESET. It has the Noise cancel value of about 7us ( $@V_{DD}=5V$ ) to the low input of System Reset.



Figure 13-2 Reset noise canceller time diagram

# **13.5 Power ON RESET**

When rising device power, the POR (Power ON Reset) have a function to reset the device. If using POR, it executes the device RESET function instead of the RESET IC or the RESET circuits. And External RESET PIN is able to use as Normal I/O pin.



Figure 13-3 Fast VDD rising time







Figure 13-5 Configuration timing when Power-on



## Figure 13-6 Boot Process Waveform

Table 1	3-2 Boot	Process	Description
10010 1		1100000	Decomption

Process	Description	Remarks
1	-No Operation	
2	-1st POR level Detection -Internal OSC (125KHz) ON	-about 1.4V ~ 1.5V
3	<ul> <li>- (INT-OSC125KHz/32)×30h Delay section (=12ms)</li> <li>-VDD input voltage must rise over than Flash operating voltage for Config read</li> </ul>	-Slew Rate >= 0.025V/ms
4	- Config read point	-about 1.5V ~ 1.6V -Config Value is determined by Writing Option
\$	- Rising section to Reset Release Level	-16ms point after POR or Ext_reset release
6	<ul> <li>Reset Release section (BIT overflow)</li> <li>i) after16ms, after External Reset Release (External reset)</li> <li>ii) 16ms point after POR (POR only)</li> </ul>	- BIT is used for Peripheral stability
0	-Normal operation	

## 13.6 External RESETB Input

The External RESETB is the input to a Schmitt trigger. A reset in accomplished by holding the reset pin low for at least 7us over, within the operating voltage range and oscillation stable, it is applied, and the internal state is initialized. After reset state becomes '1', it needs the stabilization time with 16ms and after the stable state, the internal RESET becomes '1'. The Reset process step needs 5 oscillator clocks. And the program execution starts at the vector address stored at address 0000H.



Figure 13-7 Timing Diagram after RESET



Figure 13-8 Oscillator generating waveform example

Note) as shown Figure 13-8, the stable generating time is not included in the start-up time.

# **13.7 Brown Out Detector Processor**

The Z51F6412 MCU features an On-chip Brown-out detection circuit for monitoring the VDD level during operation by comparing it to a fixed trigger level. The trigger level for the BOD can be selected by BODLS[1:0] bit to be 1.6V, 2.5V, 3.6V or 4.2V. In the STOP mode, this will contribute significantly to the total current consumption. So to minimize the current consumption, the BODEN bit is set to off by software.



Figure 13-9 Block Diagram of BOD





# Z51F6412 Product Specification



Figure 13-11 Configuration timing when BOD RESET

## 13.7.1 Register Map

Table 13-3 Register Map

Name	Address	Dir	Default	Description
BODR	86H	R/W	81H	BOD Control Register

## 13.7.2 Reset Operation Register description

Reset control Register consists of the BOD Control Register (BODR).

# 13.7.3 Register description for Reset Operation

## BODR (BOD Control Register) : 86H

7	6	5	4	3	2	1	0	
PORF	EXTRF	WDTRF	OCDRF	BODRF	BODLS[1]	BODLS[0]	BODEN	
RW	RW	RW	RW	RW	RW	RW	RW	
						I	nitial value : 87	
		PORF	Power-On F	leset flag bit.	The bit is reset I	by writing '0' to	o this bit.	
			0 No	detection				
			1 Det	ection				
		EXTRF	External Reset flag bit. The bit is reset by writing '0' to this bit of Power ON reset.					
			0 No	detection				
			1 Detection					
		WDTRF Watch Dog Reset flag bit. The bit is reset by writing '0' to this bit of Power ON reset.						
			0 No	detection				
			1 Det	ection				
		OCDRF	On-Chip De by Power O		g bit. The bit is	reset by writir	ng '0' to this bi	
			0 No	detection				
			1 Det	ection				
		BODRF	Brown-Out Power ON r		The bit is rese	et by writing '(	)' to this bit or	
			0 No	detection				
			1 Det	ection				
	В	ODLS[1:0]	BOD level	/oltage				
			BODLS1	BODLS0	Description			
			0	0	1.6V			
			0	1	2.5V			
			1	0	3.6V			
			1		4.2V			
		BODEN	BOD operat					
			0 BOI	O disable				
			1 BOI	D enable				

# 14. On-chip Debug System

## 14.1 Overview

## 14.1.1 Description

On-chip debug System (OCD) of the Z51F6412 MCU can be used for programming the non-volatile memories and on-chip debugging. Detailed descriptions for programming via the OCD interface can be found in the following chapter.

Figure 14-1 shows a block diagram of the OCD interface and the On-chip Debug system.

## 14.1.2 Feature

- Two-wire external interface: 1-wire serial clock input, 1-wire bi-directional serial data bus
- Debugger Access to:
  - All Internal Peripheral Units
  - Internal data RAM
  - Program Counter
  - Flash and Data EEPROM Memories
- Extensive On-chip Debug Support for Break Conditions, Including
  - Break Instruction
  - Single Step Break
  - Program Memory Break Points on Single Address
  - Programming of Flash, EEPROM, Fuses, and Lock Bits through the two-wire Interface
  - On-chip Debugging Supported by Dr.Choice®
- Operating frequency

Supports the maximum frequency of the target MCU

100



Figure 14-1 Block Diagram of On-chip Debug System

## 14.2 Two-pin external interface

## 14.2.1 Basic transmission packet

- 10-bit packet transmission using two-pin interface.
- 1-packet consists of 8-bit data, 1-bit parity and 1-bit acknowledge.
- Parity is even of '1' for 8-bit data in transmitter.

• Receiver generates acknowledge bit as '0' when transmission for 8-bit data and its parity has no error.

- When transmitter has no acknowledge (Acknowledge bit is '1' at tenth clock), error process is executed in transmitter.
- When acknowledge error is generated, host PC makes stop condition and transmits command which has error again.
- Background debugger command is composed of a bundle of packet.

• Star condition and stop condition notify the start and the stop of background debugger command respectively.



Figure 14-2 10-bit transmission packet

## 14.2.2 Packet transmission timing

## 14.2.2.1 Data transfer



## Figure 14-3 Data transfer on the twin bus

## 14.2.2.2 Bit transfer



Figure 14-4 Bit transfer on the serial bus

## 14.2.2.3 Start and stop condition



Figure 14-5 Start and stop condition

## 14.2.2.4 Acknowledge bit



#### Figure 14-6 Acknowledge on the serial bus



Figure 14-7 Clock synchronization during wait procedure

## 14.2.3 Connection of transmission

Two-pin interface connection uses open-drain (wire-AND bidirectional I/O).



Figure 14-8 Connection of transmission

# 15. Memory Programming

## 15.1 Overview

## 15.1.1 Description

The Z51F6412 MCU features Flash memory to which a program can be written, erased, and overwritten while mounted on the board.

Serial ISP modes and byte-parallel ROM writer mode are supported.

## 15.1.2 Features

- Flash Size : 64Kbytes
- Single power supply program and erase
- Command interface for fast program and erase operation
- Up to 10,000 program/erase cycles at typical voltage and temperature for Flash memory
- Security feature

## 15.2 Flash Control and status register

Registers to control Flash and Data EEPROM are Mode Register (FEMR), Control Register (FECR), Status Register (FESR), Time Control Register (FETCR), Address Low Register (FEARL), Address Middle Register (FEARM), address High Register (FEARH) and Data Register (FEDR). They are mapped to SFR area and can be accessed only in programming mode.

## 15.2.1 Register Map

Name	e Address		Default	Description
FEMR	EAH	R/W	00H	Flash Mode Register
FESR	EBH	R/W	80H	Flash Status Register
FETCR	ECH	R/W	00H	Flash Time Control Register
FEARH	F2H	R/W	00H	Flash Address High Register
FEARM	F3H	R/W 00H		Flash Address Middle Register
FEARL	F4H	R/W	00H	Flash Address Low Register
FEDR	F5H	R/W	00H	Flash Data Register
FECR	F6H	R/W	03H	Flash Control Register

#### Table 15-1 Register Map

## 15.2.2 Register description for Flash

7	6	5	4	3	2	1	0		
FSEL	-	PGM	ERASE	PBUFF	OTPE	VFY	FEEN		
RW	-	RW	RW	RW	RW	RW	RW		
							Initial value : 00ł		
		FSEL	Select Flash	memory.					
			0 Dese	elect Flash me	mory				
			1 Sele	ct Flash memo	ory				
		PGM	Enable program or program verify mode with VFY						
			0 Disable program or program verify mode						
			1 Enable program or program verify mode						
		ERASE	Enable erase	or erase verif	y mode with V	ΈY			
			0 Disable erase or erase verify mode						
			1 Enal	ole erase or er	ase verify mod	de			
		PBUFF	Select page l	ouffer					
			0 Des	elect page buff	er				
			1 Sele	ct page buffer					
		OTPE	Select OTP a	rea instead of	program men	nory			
			0 Des	elect OTP area	a				
			1 Sele	ct OTP area					
		VFY	Set program	or erase verify	mode with PO	GM or ERASE	Ē		
			Program Verify: PGM=1, VFY=1						
			Erase Verify: ERASE=1, VFY=1 Enable program and erase of Flash. When inactive, it is possible to re as normal mode						
		FEEN							
			0 Disa	ble program a	nd erase				
			1 Enal	ole program ar	nd erase				

# FEMR (Flash Mode Register) : EAH

# FESR (Flash Status Register) : EBH

7	6	5	4	3	2	1	0		
PEVBSY	VFYGOOD	PCRCRD	-	ROMINT	WMODE	EMODE	VMODE		
R	RW	R	R	RW	R	R	R		
						l	nitial value : 80ł		
PEVBSY			Operation status flag. It is cleared automatically when operation starts. Operations are program, erase or verification						
			0 Busy	(Operation pr	ocessing)				
			1 Complete Operation						
	VFYGOOD			Auto-verification result flag.					
			0 Auto-verification fails						
			1 Auto-verification successes						
	F	CRCRD	CRC read Enable						
			0 CRC read disable(Checksum read for verify operation)						
			1 16-bi	t CRC read er	nable (from FE	ARM, FEARL	.)		
	I	ROMINT	Flash interrupt request flag. Auto-cleared when program/erase/verify starts. Active in program/erase/verify completion						

	0	No interrupt request.				
	1	Interrupt request.				
WMODE	Write	Write mode flag				
EMODE	Erase	Erase mode flag				
VMODE	Verify	Verify mode flag				

#### FETCR (Flash Time control Register) : ECH

7	6	5	4	3	2	1	0	
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0	
RW								
						I	nitial value : 00	ЭН

TCR[7:0] Flash Time control

Program and erase time is controlled by setting FETCR register. Program and erase timer uses 10bit counter. It increases by one at each divided system clock frequency(=SCLK/128). It is cleared when program or erase starts. Timer stops when 10-bit counter is same to FETCR. PEVBSY is cleared when program, erase or verify starts and set when program, erase or verify stops.

Max program/erase time at 14.7456Mhz system clock : (255+1) \* 2 \* ((1/fx) \* 128) = 4.44ms

In the case of 10% of error rate of counter source clock, program or erase time is 2.67~3.264ms

\* Program/erase time calculation

for page write or erase, Tpe = (TCON+1) \* 2 \* (SCLK \* 128)

for bulk erase, Tbe = (TCON+1) \* 4 \* (SCLK \* 128)

Table 15-2 Program/erase Time	※ Recommended program/erase time at 1	4.75Mhz (FETCR = 8Fh)
-------------------------------	---------------------------------------	-----------------------

	Min	Тур	Max	Unit
program/erase Time	2.4	2.5	2.6	ms

#### FEARH (Flash address high Register) : F2H

7	6	5	4	3	2	1	0	
ARH7	ARH6	ARH5	ARH4	ARH3	ARH2	ARH1	ARH0	
W	W	W	W	W	W	W	W	
						I	nitial value : 0	)0H

ARH[7:0] Flash address high

#### FEARM (Flash address middle Register) : F3H



ARM[7:0] Flash address middle

#### FEARL (Flash address low Register) : F4H

7	6	5	4	3	2	1	0	
ARL7	ARL6	ARL5	ARL4	ARL3	ARL2	ARL1	ARL0	
W	W	W	W	W	W	W	W	

Initial value : 00H

ARL[7:0] Flash address low

FEAR registers are used for program, erase and auto-verify. In program and erase mode, it is page address and ignored the same least significant bits as the number of bits of page address. In auto-verify mode, address increases automatically by one.

FEARs are write-only register. Reading these registers returns 24-bit checksum results(FEARH, FEARM, FEARL) or 16-bit CRC results(FEARM, FEARL) when PCRCRD bit of FESR is set.

#### FEDR (Flash control Register) : F5H





Data register. In no program/erase/verify mode, READ/WRITE of FECR read or write data from Flash to this register or from this register to Flash.

The sequence of writing data to this register is used for EEPROM program entry. The mode entrance sequence is to write 0xA5 and 0x5A to it in order.

#### FECR (Flash Control Register) : F6H

7	6	5	4	3	2	1	0			
AEF	-	EXIT1	EXIT0	WRITE	READ	nFERST	nPBRST			
RW	-	RW	RW	RW	RW	RW	RW			
						I	nitial value : 03			
		AEF	Enable Flash	bulk erase m	ode					
			0 Disa	ble bulk erase	mode of Flash	n memory				
			1 Ena	ble bulk erase	mode of Flash	memory				
	E	EXIT[1:0]	Exit from pro	ogram mode. I	t is cleared aut	omatically afte	er 1 clock			
			EXIT1 EXIT0 Description							
			0	0 D	on't exit from p	orogram mode	)			
			0	1 D	on't exit from p	orogram mode	)			
			1	0 D	on't exit from p	orogram mode	)			
			1	1 E	xit from progra	im mode				
		WRITE	Start to prog clock	gram or erase	of Flash. It i	s cleared aut	omatically afte			
			0 No operation							
			1 Star	t to program o	r erase of Flas	h				
		READ	Start auto-ve	rify of Flash. It	is cleared aut	omatically afte	er 1 clock			
			0 No 0	peration						

Z51F6412 Product Specification



	1 Star	t auto-verify o	of Flash
nFERST	Reset Flash	control logic.	It is cleared automatically after 1 clock
	0 No	operation	
	1 Res	set Flash cont	rol logic.
nPBRST	Reset page	buffer with PE	BUFF. It is cleared automatically after 1 clock
	PBUFF	nPBRST	Description
	0	0	Page buffer reset
	1	0	Write checksum reset

WRITE and READ bits can be used in program, erase and verify mode with FEAR registers. Read or writes for memory cell or page buffer uses read and write enable signals from memory controller. Indirect address mode with FEAR is only allowed to program, erase and verify

## 15.3 Memory map

#### 15.3.1 Flash Memory Map

Program memory uses 64K byte of Flash memory. It is read by byte and written by byte or page. One page is 64-byte



Figure 15-1 Flash Memory Map

Z51F6412 Product Specification



Figure 15-2 Address configuration of Flash memory

## 15.4 Serial In-System Program Mode

Serial in-system program uses the interface of debugger which uses two wires. Refer to chapter 14 in details about debugger

#### 15.4.1 Flash operation

Configuration(This Configuration is just used for follow description)

7	6	5	4	3	2	1	0
-	FEMR[4]&[1]	FEMR[5]&[1]	-	-	FEMR[2]	FECR[6]	FECR[7]
-	ERASE&VFY	PGM&VFY	-	-	OTPE	AEE	AEF



Figure 15-3 The sequence of page program and erase of Flash memory

# Z51F6412 Product Specification Zilog





Figure 15-4 The sequence of bulk erase of Flash memory

## 15.4.1.1 Flash Read

- Step 1. Enter OCD(=ISP) mode.
- Step 2. Set ENBDM bit of BCR.
- Step 3. Enable debug and Request debug mode.
- Step 4. Read data from Flash.

## 15.4.1.2 Enable program mode

- Step 1. Enter OCD(=ISP) mode.<sup>1</sup>
- Step 2. Set ENBDM bit of BCR.
- Step 3. Enable debug and Request debug mode.
- Step 4. Enter program/erase mode sequence.<sup>2</sup>
  - (1) Write 0xAA to 0xF555.
    - (2) Write 0x55 to 0xFAAA.

(3) Write 0xA5 to 0xF555.

<sup>1</sup> Refer to how to enter ISP mode..

<sup>2</sup> Command sequence to activate Flash write/erase mode. It is composed of sequentially writing data of Flash memory.

## 15.4.1.3 Flash write mode

Step 1. Enable program mode.

- Step 2. Reset page buffer. FEMR: 1000\_0001 FECR:0000\_0010
- Step 3. Select page buffer. FEMR:1000\_1001
- Step 4. Write data to page buffer.(Address automatically increases by twin.)
- Step 5. Set write mode. FEMR:1010\_0001
- Step 6. Set page address. FEARH:FEARM:FEARL=20'hx\_xxxx
- Step 7. Set FETCR.
- Step 8. Start program. FECR:0000\_1011
- Step 9. Insert one NOP operation
- Step 10. Read FESR until PEVBSY is 1.
- Step 11. Repeat step2 to step 8 until all pages are written.

#### 15.4.1.4 Flash page erase mode

- Step 1. Enable program mode.
- Step 2. Reset page buffer. FEMR: 1000\_0001 FECR:0000\_0010
- Step 3. Select page buffer. FEMR:1000\_1001
- Step 4. Write 'h00 to page buffer. (Data value is not important.)
- Step 5. Set erase mode. FEMR:1001\_0001
- Step 6. Set page address. FEARH:FEARM:FEARL=20'hx\_xxxx
- Step 7. Set FETCR.
- Step 8. Start erase. FECR:0000\_1011
- Step 9. Insert one NOP operation
- Step 10. Read FESR until PEVBSY is 1.
- Step 11. Repeat step2 to step 8 until all pages are erased.

#### 15.4.1.5 Flash bulk erase mode

- Step 1. Enable program mode.
- Step 2. Reset page buffer. FEMR: 1000\_0001 FECR:0000\_0010
- Step 3. Select page buffer. FEMR:1000\_1001
- Step 4. Write 'h00 to page buffer. (Data value is not important.)
- Step 5. Set erase mode. FEMR:1001\_0001.

(Only main cell area is erased. For bulk erase including OTP area, select OTP area.(set FEMR to 1000\_1101.)

Step 6. Set FETCR

Step 7. Start bulk erase. FECR:1000\_1011

Z51F6412 Product Specification

Step 8. Insert one NOP operation Step 9. Read FESR until PEVBSY is 1.

#### 15.4.1.6 Flash OTP area read mode

- Step 1. Enter OCD(=ISP) mode.
- Step 2. Set ENBDM bit of BCR.
- Step 3. Enable debug and Request debug mode.
- Step 4. Select OTP area. FEMR:1000\_0101
- Step 5. Read data from Flash.

#### 15.4.1.7 Flash OTP area write mode

Step 1. Enable program mode.
Step 2. Reset page buffer. FEMR: 1000\_0001 FECR:0000\_0010
Step 3. Select page buffer. FEMR:1000\_1001
Step 4. Write data to page buffer.(Address automatically increases by twin.)
Step 5. Set write mode and select OTP area. FEMR:1010\_0101
Step 6. Set page address. FEARH:FEARM:FEARL=20'hx\_xxxx
Step 7. Set FETCR.
Step 8. Start program. FECR:0000\_1011
Step 9. Insert one NOP operation
Step 10. Read FESR until PEVBSY is 1.

#### 15.4.1.8 Flash OTP area erase mode

Step 1. Enable program mode. Step 2. Reset page buffer. FEMR: 1000\_0001 FECR:0000\_0010 Step 3. Select page buffer. FEMR:1000\_1001 Step 4. Write 'h00 to page buffer. (Data value is not important.) Step 5. Set erase mode and select OTP area. FEMR:1001\_0101 Step 6. Set page address. FEARH:FEARM:FEARL=20'hx\_xxxx Step 7. Set FETCR. Step 8. Start erase. FECR:0000\_1011 Step 9. Insert one NOP operation Step 10. Read FESR until PEVBSY is 1.

#### 15.4.1.9 Flash program verify mode

Step 1. Enable program mode.

- Step 2. Set program verify mode. FEMR:1010\_0011
- Step 3. Read data from Flash.

#### 15.4.1.10 OTP program verify mode

Step 1. Enable program mode.

- Step 2. Set program verify mode. FEMR:1010\_0111
- Step 3. Read data from Flash.

## 15.4.1.11 Flash erase verify mode

Step 1. Enable program mode.

Step 2. Set erase verify mode. FEMR:1001\_0011

Step 3. Read data from Flash.

## 15.4.1.12 Flash page buffer read

Step 1. Enable program mode.

- Step 2. Select page buffer. FEMR:1000\_1001
- Step 3. Read data from Flash.

#### 15.4.2 Summary of Flash Program/Erase Mode

#### Table 15-3 Operation Mode

Oper	ation mode	Description
	Flash read	Read cell by byte.
F	Flash write	Write cell by bytes or page.
L	Flash page erase	Erase cell by page.
А	Flash bulk erase	Erase the whole cells.
S	Flash program verify	Read cell in verify mode after programming.
н	Flash erase verify	Read cell in verify mode after erase.
	Flash page buffer load	Load data to page buffer.

## 15.5 Parallel Mode

## 15.5.1 Overview

Parallel program mode transfers address and data by byte. 3-byte address can be entered by one from the lease significant byte of address. If only LSB is changed, only one byte can be transferred. And if the second byte is changed, the first and second byte can be transferred. Upper 4-bit of the most significant byte selects memory to be accessed. Table 15-3 shows memory type. Address auto-increment is supported when read or write data without address



Figure 15-5 Pin diagram for parallel programming

Table 15-4	The selection	of memory type	by ADDRH[7:4]
------------	---------------	----------------	---------------

ADDRH[7:4]				Memory Type
0	0 0 0 0		0	Program Memory
0	0	0	1	External Memory
0	0	1	0	SFR

## **15.5.2 Parallel Mode instruction format**

Instruction	Signal	Instr	Instruction Sequence												
	nALE	L	L L			L	L H		н		н		н		
n-byte data read	nWR	L	н	L	н	L	н	н	н	н	н	н	н	н	н
with 3-byte address	nRD	н	н	н	н	н	н	L	н	L	н	L	н	L	н
	PDATA	ADDRL		ADDRM		ADD	RH	DAT	A0	DAT	A1		-	DAT	An
	nALE	L		L		L		н		н		н		Н	
n-byte data write with 3-byte	nWR	L	н	L	н	L	н	L	н	L	н	L	н	L	н
address	nRD	н	Н	Н	Н	Н	Н	н	Н	н	н	Н	н	Н	н



	PDATA	ADD	RL	ADD	RM	ADD	ADDRH		DATA0		DATA1			DAT	An	
	nALE	L		L	L		н		н		н		н		н	
n-byte data read	nWR	L	н	L	н	н	н	н	н	н	н	н	н	н	н	
with 2-byte address	nRD	н	н	н	н	L	н	L	н	L	н	L	Н	L	н	
	PDATA	ADD	RL	ADD	RM	DAT	A0	DAT	A1	DAT	A2			DAT	An	
	nALE	L		L		н		н		н		н		н		
n-byte data write	nWR	L	н	L	н	L	н	L	Н	L	н	L	н	L	н	
with 2-byte address	nRD	н	н	н	н	н	н	н	н	н	н	н	н	н	н	
	PDATA	ADD	RL	ADDRM		DATA0 [		DAT	A1	DAT	A2		DAT		An	
	nALE	L		н		н		н		н		н		н		
n-byte data read	nWR	L	н	н	н	L	н	L	н	L	н	L	н	L	н	
with 1-byte address	nRD	н	н	L	н	н	н	н	Н	н	н	н	н	н	н	
	PDATA	ADD	RL	DAT	A0	DAT	A1	DATA2		DATA3			-	DAT	An	
	nALE	L		н		Н		н		н		н		н		
n-byte data write	nWR	L	н	L	Н	L	Н	L	Н	L	Н	L	н	L	Н	
with 1-byte address	nRD	н	н	н	н	н	н	н	Н	н	н	н	Н	н	н	
	PDATA	ADD	RL	DAT	A0	DAT	A1	DAT	A2	DATA3				DATAn		

## 15.5.3 Parallel Mode timing diagram



Figure 15-6 Parallel Byte Read Timing of Program Memory



Figure 15-7 Parallel Byte Write Timing of Program Memory

## 15.6 Mode entrance method of ISP and byte-parallel mode

#### **15.6.1 Mode entrance method for ISP**

TARGET MODE	DSDA	DSCL	DSDA
OCD(ISP)	'hC	'hC	'hC



#### Figure 15-8 ISP mode

## 15.6.2 Mode entrance of Byte-parallel

TARGET MODE	P0[3:0]	P0[3:0]	P0[3:0]
Byte-Parallel Mode	4'h5	4'hA	4'h5



#### Figure 15-9 Byte-parallel mode

## 15.7 Security

The Z51F6412 MCU provides Lock bits which can be left un-programmed ("0") or can be programmed ("1") to obtain the additional features listed in Table 15-5. The Lock bit can only be erased to "0" with the bulk erase command and a value of more than 0x80 at FETCR.

#### Table 15-5 Security policy using lock-bits

LOCK	USER MODE						ISP/PI	MODE								
MODE	Flash		OTP			Fla	ash			O	ΓP					
LOCKF	R	w	PE	BE	R	w	PE	BE	R	w	PE	BE	R	W	PE	BE
0	0	0	0	х	х	х	х	х	0	0	ο	ο	ο	0	ο	0
1	0	0	0	х	х	х	х	х	х	х	х	ο	0	х	х	0

- LOCKF: Lock bit of Flash memory
- R: Read
- W: Write
- PE: Page erase
- BE: Bulk Erase
- O: Operation is possible.
- X: Operation is impossible.

# 16. Configure option

# 16.1 Configure option Control Register

## FUSE\_CONF (Pseudo-Configure Data) : 2F5DH

7	6	5	4	3	2	1	0
BSIZE1	BSIZE0	SXINEN	XINENA	-	OCDSEL	LOCKB	LOCKF
R	R	R	R	R	R	R	R
							nitial value : 00
		BSIZE	Boot Code si	ze option			
			00 768E	3 (1KB – 256	B:0x0FF ~ 0	x3FF) (default	i)
			01 1792	B (2KB – 256	B:0x0FF ~ 0	x7FF)	
	10 3840B (4KB – 256B : 0x0FF ~ 0xFFF)						
	11 7936B (8KB – 256B : 0x0FF ~ 0x1FFF)						
	:	SXINEN	External Sub	Oscillator Ena	ble Bit		
			0 Sub	OSC disable (	default)		
			1 Sub	OSC enable			
	2	XINENA	External Mair	o Oscillator En	able Bit		
				OSC disable	(default)		
			1 Main	OSC Enable			
	(	DCDSEL		cancelling scl		•	
				lines are outp			
				lines synchro	nized by INTR	C clock	
		LOCKE	Boot Code LO				
				LOCK Disable			
					(protect boot	code from byt	e/page erase)
		LOCKF	CODE memo	5			
				K Disable			
			1 LOC	K Enable			

In OCD debug mode, user can change FUSE\_CONF bits value temporarily except LOCKF for debugging job.

# 17. APPENDIX

# A. Instruction Table

Instructions are either 1, 2 or 3 bytes long as listed in the 'Bytes' column below. Each instruction takes either 1, 2 or 4 machine cycles to execute as listed in the following table. 1 machine cycle comprises 2 system clock cycles.

Mnemonic	Description	Bytes	Cycles	Hex code
ADD A,Rn	Add register to A	1	1	28-2F
ADD A,dir	Add direct byte to A	2	1	25
ADD A,@Ri	Add indirect memory to A	1	1	26-27
ADD A,#data	Add immediate to A	2	1	24
ADDC A,Rn	Add register to A with carry	1	1	38-3F
ADDC A,dir	Add direct byte to A with carry	2	1	35
ADDC A,@Ri	Add indirect memory to A with carry	1	1	36-37
ADDC A,#data	Add immediate to A with carry	2	1	34
SUBB A,Rn	Subtract register from A with borrow	1	1	98-9F
SUBB A,dir	Subtract direct byte from A with borrow	2	1	95
SUBB A,@Ri	Subtract indirect memory from A with borrow	1	1	96-97
SUBB A,#data	Subtract immediate from A with borrow	2	1	94
INC A	Increment A	1	1	04
INC Rn	Increment register	1	1	08-0F
INC dir	Increment direct byte	2	1	05
INC @Ri	Increment indirect memory	1	1	06-07
DEC A	Decrement A	1	1	14
DEC Rn	Decrement register	1	1	18-1F
DEC dir	Decrement direct byte	2	1	15
DEC @Ri	Decrement indirect memory	1	1	16-17
INC DPTR	Increment data pointer	1	2	A3
MUL AB	Multiply A by B	1	4	A4
DIV AB	Divide A by B	1	4	84
DA A	Decimal Adjust A	1	1	D4

	LOGICAL			
Mnemonic	Description	Bytes	Cycles	Hex code
ANL A,Rn	AND register to A	1	1	58-5F
ANL A,dir	AND direct byte to A	2	1	55
ANL A,@Ri	AND indirect memory to A	1	1	56-57
ANL A,#data	AND immediate to A	2	1	54
ANL dir,A	AND A to direct byte	2	1	52
ANL dir,#data	AND immediate to direct byte	3	2	53
ORL A,Rn	OR register to A	1	1	48-4F
ORL A,dir	OR direct byte to A	2	1	45
ORL A,@Ri	OR indirect memory to A	1	1	46-47
ORL A,#data	OR immediate to A	2	1	44
ORL dir,A	OR A to direct byte	2	1	42
ORL dir,#data	OR immediate to direct byte	3	2	43
XRL A,Rn	Exclusive-OR register to A	1	1	68-6F
XRL A,dir	Exclusive-OR direct byte to A	2	1	65
XRL A, @Ri	Exclusive-OR indirect memory to A	1	1	66-67

zilog

XRL A,#data	Exclusive-OR immediate to A	2	1	64
XRL dir,A	Exclusive-OR A to direct byte	2	1	62
XRL dir,#data	Exclusive-OR immediate to direct byte	3	2	63
CLR A	Clear A	1	1	E4
CPL A	Complement A	1	1	F4
SWAP A	Swap Nibbles of A	1	1	C4
RL A	Rotate A left	1	1	23
RLC A	Rotate A left through carry	1	1	33
RR A	Rotate A right	1	1	03
RRC A	Rotate A right through carry	1	1	13

DATA TRANSFER								
Mnemonic	Description	Bytes	Cycles	Hex code				
MOV A,Rn	Move register to A	1	1	E8-EF				
MOV A,dir	Move direct byte to A	2	1	E5				
MOV A,@Ri	Move indirect memory to A	1	1	E6-E7				
MOV A,#data	Move immediate to A	2	1	F8-FF				
MOV Rn,A	Move A to register	1	1	A8-AF				
MOV Rn,dir	Move direct byte to register	2	2	78-7F				
MOV Rn,#data	Move immediate to register	2	1	F5				
MOV dir,A	Move A to direct byte	2	1	88-8F				
MOV dir,Rn	Move register to direct byte	2	2	85				
MOV dir,dir	Move direct byte to direct byte	3	2	86-87				
MOV dir,@Ri	Move indirect memory to direct byte	2	2	75				
MOV dir,#data	Move immediate to direct byte	3	2	F6-F7				
MOV @Ri,A	Move A to indirect memory	1	1	A6-A7				
MOV @Ri,dir	Move direct byte to indirect memory	2	2	76-77				
MOV @Ri,#data	Move immediate to indirect memory	2	1	90				
MOV DPTR,#data	Move immediate to data pointer	3	2	93				
MOVC A,@A+DPTR	Move code byte relative DPTR to A	1	2	83				
MOVC A,@A+PC	Move code byte relative PC to A	1	2	E2-E3				
MOVX A,@Ri	Move external data(A8) to A	1	2	F2-F3				
MOVX A,@DPTR	Move external data(A16) to A	1	2	F0				
MOVX @Ri,A	Move A to external data(A8)	1	2	C0				
MOVX @DPTR,A	Move A to external data(A16)	1	2	23				
PUSH dir	Push direct byte onto stack	2	2	C0				
POP dir	Pop direct byte from stack	2	2	D0				
XCH A,Rn	Exchange A and register	1	1	C8-CF				
XCH A,dir	Exchange A and direct byte	2	1	C5				
XCH A,@Ri	Exchange A and indirect memory	1	1	C6-C7				
XCHD A,@Ri	Exchange A and indirect memory nibble	1	1	D6-D7				

	BOOLEAN			
Mnemonic	Description	Bytes	Cycles	Hex code
CLR C	Clear carry	1	1	C3
CLR bit	Clear direct bit	2	1	C2
SETB C	Set carry	1	1	D3
SETB bit	Set direct bit	2	1	D2
CPL C	Complement carry	1	1	B3
CPL bit	Complement direct bit	2	1	B2
ANL C,bit	AND direct bit to carry	2	2	82

# Z51F6412 Product Specification

Zilog

ANL C,/bit	AND direct bit inverse to carry	2	2	B0
ORL C,bit	OR direct bit to carry	2	2	72
ORL C,/bit	OR direct bit inverse to carry	2	2	A0
MOV C,bit	Move direct bit to carry	2	1	A2
MOV bit,C	Move carry to direct bit	2	2	92

	BRANCHING								
Mnemonic	Description	Bytes	Cycles	Hex code					
ACALL addr 11	Absolute jump to subroutine	2	2	11→F1					
LCALL addr 16	Long jump to subroutine	3	2	12					
RET	Return from subroutine	1	2	22					
RETI	Return from interrupt	1	2	32					
AJMP addr 11	Absolute jump unconditional	2	2	01→E1					
LJMP addr 16	Long jump unconditional	3	2	02					
SJMP rel	Short jump (relative address)	2	2	80					
JC rel	Jump on carry = 1	2	2	40					
JNC rel	Jump on carry = 0	2	2	50					
JB bit,rel	Jump on direct bit = 1	3	2	20					
JNB bit,rel	Jump on direct bit = 0	3	2	30					
JBC bit,rel	Jump on direct bit = 1 and clear	3	2	10					
JMP @A+DPTR	Jump indirect relative DPTR	1	2	73					
JZ rel	Jump on accumulator = 0	2	2	60					
JNZ rel	Jump on accumulator ≠ 0	2	2	70					
CJNE A,dir,rel	Compare A, direct jne relative	3	2	B5					
CJNE A,#d,rel	Compare A, immediate jne relative	3	2	B4					
CJNE Rn,#d,rel	Compare register, immediate jne relative	3	2	B8-BF					
CJNE @Ri,#d,rel	Compare indirect, immediate jne relative	3	2	B6-B7					
DJNZ Rn,rel	Decrement register, jnz relative	3	2	D8-DF					
DJNZ dir,rel	Decrement direct byte, jnz relative	3	2	D5					

MISCELLANEOUS								
Mnemonic	Description	Bytes	Cycles	Hex code				
NOP	No operation	1	1	00				

ADDITIONAL INSTRUCTIONS (selected through EO[7:4])					
Mnemonic Description Bytes Cycles Hex					
MOVC @(DPTR++),A	M8051W/M8051EW-specific instruction supporting software download into program memory	1	2	A5	
TRAP	Software break command	1	1	A5	

In the above table, an entry such as E8-EF indicates a continuous block of hex opcodes used for 8 different registers, the register numbers of which are defined by the lowest three bits of the corresponding code. Non-continuous blocks of codes, shown as  $11 \rightarrow F1$  (for example), are used for absolute jumps and calls, with the top 3 bits of the code being used to store the top three bits of the destination address.

The CJNE instructions use the abbreviation #d for immediate data; other instructions use #data.

## B. Package relation

	Z51F6412AT	Z51F6412AR
PS030302-0212	PRELIMINARY	182

Pin count	80	64
Max I/O	66	52
Difference	-	P6[4:7] (EC4,5)*
(removed functions	-	P7[0:7] (PCI7)
on standard Z51F6412)	-	P8[0:1]

Notice \*) Timer4,5 can not only use External clock input source mode.

## C. LFP example circuit



## D. Instructions on how to use the input port.

- Error occur status
  - Using compare jump instructions with input port, it could cause error due to the timing conflict . inside the MCU.
  - Compare jump Instructions which cause potential error used with input port condition: .

JB bit, rel ; jump on direct bit=1 JNB bit, rel ; jump on direct bit=0 JBC bit, rel ; jump on direct bit=1 and clear CJNE A, dir, rel ; compare A, direct ine relative DJNZ dir, rel ; decrement direct byte, jnz relative

- It is only related with Input port. Internal parameters, SFRs and output bit ports don't cause an y error by using compare jump instructions.
- If input signal is fixed, there is no error in using compare jump instructions.
- Error status example

	while(1){		ZZZ:	JNB	080.0, xxx ; it possible to be error
	if (P00==1){ P10=1; }			SETB	088.0
	else { P10=0; }			SJMP	ууу
	P11^=1;		xxx:	CLR	088.0
	}		ууу:	MOV	C,088.1
				CPL	C
				MOV	088.1,C
030	302-0212	PRI		SJMP	ZZZ

PS0



unsigned char ret_bit_err(void)
{
return <b>!P00</b> ;
}

	MOV	R7, #000
	JB	080.0, xxx ;it possible to be error
	MOV	R7, #001
xxx:	RET	

- Preventative measures (2 cases)
  - Do not use input bit port for bit operation but for byte operation. Using byte operation instead
    of bit operation will not cause any error in using compare jump instructions for input port.

while(1){	
if ((P0&0x01)==0x01){ P10=1; }	
else { P10=0; }	
P11^=1;	
1	

zzz	MOV	A, 080	; read as byte
	JNB	0E0.0, xxx	; compare
	SETB	088.0	
	SJMP	ууу	
XXX:	CLR	088.0	
ууу:	MOV	C,088.1	
	CPL	С	
	MOV	088.1,C	
	SJMP	ZZZ	

 If you use input bit port for compare jump instruction, you have to copy the input port as intern al parameter or carry bit and then use compare jump instruction.



zzz:	MOV MOV	C,080.0 ; 020.0, C	input port use internal parameter ; move
	JB	020.0, xxx	; compare
	SETB	088.0	
	SJMP	ууу	
xxx:	CLR	088.0	
ууу:	MOV	C,088.1	
	CPL	С	
	MOV	088.1,C	
	SJMP	ZZZ	



# 185

# **Customer Support**

To share comments, get your technical questions answered, or report issues you may be experiencing with our products, please visit Zilog's Technical Support page at <a href="http://support.zilog.com">http://support.zilog.com</a>.

To learn more about this product, find additional documentation, or to discover other facets about Zilog product offerings, please visit the <u>Zilog Knowledge Base</u> or consider participating in the <u>Zilog Forum</u>.

This publication is subject to replacement by a later edition. To determine whether a later edition exists, please visit the Zilog website at <u>http://www.zilog.com</u>.