

### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

## INTEGRATED CIRCUITS

## DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## 74HC/HCT9114

Nine wide Schmitt trigger buffer; open drain outputs; inverting

Product specification Supersedes data of March 1988 File under Integrated Circuits, IC06 December 1990





## 74HC/HCT9114

#### **FEATURES**

- · Schmitt trigger action on all data inputs
- Output capability: standard (open drain)
- I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT9114 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT9114 are nine wide Schmitt trigger inverting buffer with open drain outputs and Schmitt trigger inputs.

The Schmitt trigger action in the data inputs transform slowly changing input signals into sharply defined jitter-free output signals.

The 74HC/HCT9114 have open-drain N-transistor outputs, which are not clamped by a diode connected to  $V_{CC}$ . In the OFF-state, i.e. when one input is LOW, the output may be pulled to any voltage between GND and  $V_{Omax}$ . This allows the device to be used as a LOW-to-HIGH or HIGH-to-LOW level shifter. For digital operation and OR-tied output applications, these devices must have a pull-up resistor to establish a logic HIGH level.

The "9114" is identical to the "9115" but has inverting outputs.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STWIBOL	FARAMETER	CONDITIONS	нс	нст	UNII	
t <sub>PHL</sub> / t <sub>PLZ</sub>	propagation delay $A_n$ to $\overline{Y}_n$	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	12	13	ns	
Cı	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	5	5	pF	

### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V

## ORDERING INFORMATION

See "74HC/HCT/HCU/HCMOS Logic Package Information".

## 74HC/HCT9114

## **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 5, 6, 7, 8, 9	A <sub>0</sub> to A <sub>8</sub>	data inputs
10	GND	ground (0 V)
19, 18, 17, 16, 15, 14, 13, 12, 11	$\overline{Y}_0$ to $\overline{Y}_8$	data outputs
20	V <sub>CC</sub>	positive supply voltage




Fig.1 Pin configuration.




Fig.2 Logic diagram.






Fig.3 IEC logic diagram.

Philips Semiconductors Product specification

# Nine wide Schmitt trigger buffer; open drain outputs; inverting

## 74HC/HCT9114





**FUNCTION TABLE** 

INPUTS	OUTPUTS
A <sub>n</sub>	$\overline{Y}_n$
L	Z
Н	L

## **Notes**

- 1. H = HIGH voltage level
  - L = LOW voltage level
  - Z = high impedance OFF-state

74HC/HCT9114

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Transfer characteristics are given below.

Output capability: standard

I<sub>CC</sub> category: MSI

## TRANSFER CHARACTERISTICS FOR 74HC

Voltages are referred to GND (ground = 0 V)

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	PARAMETER				74H							
STWIBOL	PARAMETER		+25		-40 t	o +85	-40 to	+125	UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		(1)		
V <sub>T+</sub>	positive-going threshold	0.70 1.75 2.30	1.13 2.37 3.11	1.50 3.15 4.20	0.70 1.75 2.30	1.50 3.15 4.20	0.70 1.75 2.30	1.50 3.15 4.20	V	2.0 4.5 6.0	Fig.6	
V <sub>T-</sub>	negative-going threshold	0.30 1.35 1.80	0.70 1.80 2.43	1.10 2.40 3.30	0.30 1.35 1.80	1.10 2.40 3.30	0.30 1.35 1.80	1.10 2.40 3.30	V	2.0 4.5 6.0	Fig.6	
V <sub>H</sub>	hysteresis (V <sub>T+</sub> – V <sub>T-)</sub>	0.2 0.4 0.5	0.43 0.57 0.68	0.80 1.00 1.10	0.18 0.40 0.50	0.80 1.00 1.10	0.15 0.40 0.50	0.80 1.00 1.10	V	2.0 4.5 6.0	Fig.6	

## **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

OVMDO					T <sub>amb</sub> (°		TEST CONDITIONS				
	PARAMETER				74HC	;			UNIT		
SYMBOL	PARAMETER	+25		−40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		( )	
t <sub>PHL</sub> / t <sub>PLZ</sub>	propagation delay $A_n$ to $\overline{Y}n$		36 13 10	110 22 19		140 28 24		165 33 28	ns	2.0 4.5 6.0	Fig.7
t <sub>THL</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.7

74HC/HCT9114

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Transfer characteristics are given below.

Output capability: standard

I<sub>CC</sub> category: MSI

## Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.

To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
An	0.3

#### TRANSFER CHARACTERISTICS FOR 74HCT

Voltages are referred to GND (ground = 0 V)

SYMBOL		T <sub>amb</sub> (°C)								TEST CONDITIONS		
	PARAMETER				74HC	Т			UNIT			
	FARAWLILK		+25		-40 to +85		-40 to +125		ONII	V <sub>CC</sub> (V)	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		(-,		
V <sub>T+</sub>	positive-going threshold	0.9 1.2	1.50 1.70	2.0 2.1	0.9 1.2	2.0 2.1	0.9 1.2	2.0 2.1	V	4.5 5.5	Fig.6	
V <sub>T</sub> _	negative-going threshold	0.7 0.8	1.06 1.27	1.4 1.7	0.7 0.8	1.4 1.7	0.7 0.8	1.4 2.7	V	4.5 5.5	Fig.6	
V <sub>H</sub>	hysteresis (V <sub>T+</sub> – V <sub>T-</sub> )	0.2 0.2	0.44 0.44	0.8 0.8	0.2 0.2	0.8 0.8	0.2 0.2	0.8 0.8	V	4.5 5.5	Fig.6	


## **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 


SYMBOL					T <sub>amb</sub> (		TEST CONDITIONS					
	PARAMETER				74H0	CT			UNIT			
	FARAWILTER	+25		−40 to +85		-40 to +125		ONIT	V <sub>CC</sub> (V)	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLZ</sub>	propagation delay $A_n$ to $\overline{Y}_n$		17	31		39		47	ns	4.5	Fig.7	
t <sub>THL</sub>	output transition time		7	15		19		22	ns	4.5	Fig.7	

74HC/HCT9114

## TRANSFER CHARACTERISTIC WAVEFORMS



## **AC WAVEFORMS**



## **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".