

## Lateral N-Channel Depletion-Mode MOSFET

### Features

- ▶ Bi-directional
- ▶ Low on-resistance
- ▶ Low input capacitance
- ▶ Fast switching speeds
- ▶ High input impedance and high gain
- ▶ Low power drive requirement
- ▶ Ease of paralleling

### Applications

- ▶ Normally-on switches
- ▶ Solid state relays
- ▶ Converters
- ▶ Constant current sources
- ▶ Analog switches

### Ordering Information

Part Number	Package Option	Packing
LND01K1-G	5-Lead SOT-23	2500/Reel

-G indicates package is RoHS compliant ("Green")

### Absolute Maximum Ratings

Parameter	Value
Drain-to-Source voltage	$BV_{DSX}$
Source-to-Drain voltage	$BV_{SDX}$
Gate-to-Source voltage	-12V to +0.6V
Gate-to-Drain voltage	-12V to +0.6V
Operating temperature range	-25°C to +125°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

### General Description

The LND01 is a low threshold, depletion-mode (normally-on) transistor utilizing an advanced lateral DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

The body of the transistor is connected to the GATE pin. The channel is therefore being pinched off by both the Gate and body. The GATE pin will have a diode connected to the drain terminal and another diode connected to the source terminal.

### Product Summary

$BV_{DSX}/BV_{SDX}$ (min V)	$R_{DS(ON)}/R_{SD(ON)}$ (max $\Omega$ )	$I_{DSS}/I_{SDD}$ (min mA)
9.0	1.4	300

### Pin Configuration



### Product Marking

**NDUW** W = Code for Week Sealed  
 \_\_\_\_\_ = "Green" Packaging  
**5-Lead SOT-23**

Packages may or may not include the following marks: Si or

## Thermal Characteristics

Package	$I_D$ (continuous) <sup>†</sup> (mA)	$I_D$ (pulsed) (mA)	Power Dissipation @ $T_A = 25^\circ\text{C}$ (W)	$\theta_{ja}$ ( $^\circ\text{C/W}$ )
5-Lead SOT-23 (K1)	330	600	0.36	253

### Notes:

<sup>†</sup>  $I_D$  (continuous) is limited by max rated  $T_j$ .


## Electrical Characteristics (@ $25^\circ\text{C}$ unless otherwise specified)

Sym	Parameter	Min	Typ	Max	Unit	Conditions
$BV_{DSX}$	Drain-to-Source breakdown voltage	9.0	-	-	V	$V_{GS} = -3.0\text{V}$ , $I_{DS} = 10\mu\text{A}$
$BV_{SDX}$	Source-to-Drain breakdown voltage	9.0	-	-	V	$V_{GD} = -3.0\text{V}$ , $I_{SD} = 10\mu\text{A}$
$V_{GS(OFF)}$	Gate-to-Source off voltage	-0.8	-	-3.0	V	$V_{DS} = 9.0\text{V}$ , $I_{DS} = 1.0\mu\text{A}$
$V_{SG(OFF)}$	Source-to-Gate off voltage	-0.8	-	-3.0	V	$V_{SD} = 9.0\text{V}$ , $I_{SD} = 1.0\mu\text{A}$
$V_{GS}$	Gate-to-Source diode	-12	-	0.6	V	$I_{GS} = \pm 1.0\mu\text{A}$
$V_{GD}$	Gate-to-Drain diode	-12	-	0.6	V	$I_{GD} = \pm 1.0\mu\text{A}$
$I_{DS(OFF)}$	Drain-to-Source leakage current	-	-	1.0	$\mu\text{A}$	$V_{GS} = -3.0\text{V}$ , $V_{DS} = 9.0\text{V}$
$I_{SD(OFF)}$	Source-to-Drain leakage current	-	-	1.0	$\mu\text{A}$	$V_{GD} = -3.0\text{V}$ , $V_{SD} = 9.0\text{V}$
$I_{DSS}$	Saturated Drain-to-Source current	300	-	-	mA	$V_{GS} = 0\text{V}$ , $V_{DS} = 9.0\text{V}$
$I_{SDD}$	Saturated Source-to-Drain current	300	-	-	mA	$V_{GD} = 0\text{V}$ , $V_{SD} = 9.0\text{V}$
$R_{DS(ON)}$	Static Drain-to-Source on-state resistance	-	0.9	1.4	$\Omega$	$V_{GS} = 0\text{V}$ , $I_{DS} = 100\text{mA}$
$R_{SD(ON)}$	Static Source-to-Drain on-state resistance	-	0.9	1.4	$\Omega$	$V_{GD} = 0\text{V}$ , $I_{SD} = 100\text{mA}$
$G_{FS}$	Forward transconductance	200	-	-	mmho	$V_{DS} = 9.0\text{V}$ , $I_{DS} = 50\text{mA}$
$C_{ISS}$	Input capacitance	-	46	-	pF	$V_{GS} = -3.0\text{V}$ $V_{DS} = 5.0\text{V}$ $f = 1.0\text{MHz}$
$C_{OSS}$	Common source output capacitance	-	32	-		
$C_{RSS}$	Reverse transfer capacitance	-	23	-		
$t_{d(ON)}$	Turn-on delay time	-	3.8	-	ns	$V_{DD} = 9.0\text{V}$ , $I_{DS} = 100\text{mA}$ $R_{GEN} = 25\Omega$
$t_r$	Rise time	-	11	-		
$t_{d(OFF)}$	Turn-off delay time	-	1.0	-		
$t_f$	Fall time	-	6.4	-		

### Notes:


- All D.C. parameters 100% tested at  $25^\circ\text{C}$  unless otherwise stated. (Pulse test:  $300\mu\text{s}$  pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

## Switching Waveforms and Test Circuit



# 5-Lead SOT-23 Package Outline (K1)

2.90x1.60mm body, 1.45mm height (max), 0.95mm pitch



**Note:**  
 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbol	A	A1	A2	b	D	E	E1	e	e1	L	L1	L2	θ	θ1
Dimension (mm)	MIN	0.90*	0.00	0.90	0.30	2.75*	2.60*	1.45*	0.95 BSC	1.90 BSC	0.30	0.60 REF	0.25 BSC	0°
	NOM	-	-	1.15	-	2.90	2.80	1.60			0.45			4°
	MAX	1.45	0.15	1.30	0.50	3.05*	3.00*	1.75*			0.60			8°

JEDEC Registration MO-178, Variation AA, Issue C, Feb. 2000.

\* This dimension is not specified in the JEDEC drawing.

Drawings not to scale.

Supertex Doc. #: DSPD-5SOT23K1, Version A041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: <http://www.supertex.com>)