

DSP56321

24-Bit Digital Signal Processor



The DSP56321 is intended for applications requiring a large amount of internal memory, such as networking and wireless infrastructure applications. The onboard EFCOP can accelerate general filtering applications, such as echo-cancellation applications, correlation, and general-purpose convolutionbased algorithms.



Rev. 11 includes the following changes:

Adds lead-free packaging and part numbers.

Figure 1. DSP56321 Block Diagram

The Freescale DSP56321, a member of the DSP56300 DSP family, supports networking, security encryption, and home entertainment using a high-performance, single-clock-cycle-per- instruction engine (DSP56000 code-compatible), a barrel shifter, 24-bit addressing, an instruction cache, and a direct memory access (DMA) controller (see **Figure 1**).

The DSP56321 offers 275 million multiply- accumulates per second (MMACS) performance, attaining 550 MMACS when the EFCOP is in use. It operates with an internal 275 MHz clock with a 1.6 volt core and independent 3.3 volt input/output (I/O) power. By operating in parallel with the core, the EFCOP provides overall enhanced performance and signal quality with no impact on channel throughput or total channel support. This device is pin-compatible with the Freescale DSP56303, DSP56L307, DSP56309, and DSP56311.

Table of Contents

		Data Sheet Conventions	ii
		Features	iii
		Target Applications	iv
		Product Documentation	v
Chapter 1	Signa	als/Connections	
-	1.1	Power	
	1.2	Ground	
	1.3	Clock	
	1.4	External Memory Expansion Port (Port A)	
	1.5	Interrupt and Mode Control	
	1.6	Host Interface (HI08)	
	1.7	Enhanced Synchronous Serial Interface 0 (ESSI0)	
	1.8	Enhanced Synchronous Serial Interface 1 (ESSI1)	
	1.9	Serial Communication Interface (SCI)	
	1.10	Timers	
	1.11	JTAG and OnCE Interface	1-14
Chapter 2	Spec	ifications	
•	2.1	Maximum Ratings	
	2.2	Thermal Characteristics	
	2.3	DC Electrical Characteristics	
	2.4	AC Electrical Characteristics	
Chapter 3	Pack	aging	
•	3.1	Package Description	
	3.2	MAP-BGA Package Mechanical Drawing	
Chapter 4	Desid	gn Considerations	
•	4.1	Thermal Design Considerations	
	4.2	Electrical Design Considerations	
	4.3	Power Consumption Considerations	
	4.4	Input (EXTAL) Jitter Requirements	

Appendix A Power Consumption Benchmark

Data Sheet Conventions

 OVERBAR
 Indicates a signal that is active when pulled low (For example, the RESET pin is active when low.)

"asserted" Means that a high true (active high) signal is high or that a low true (active low) signal is low "deasserted" Means that a high true (active high) signal is low or that a low true (active low) signal is high

Examples:	Signal/Symbol	Logic State	Signal State	Voltage
	PIN	True	Asserted	V _{IL} /V _{OL}
	PIN	False	Deasserted	V_{IH}/V_{OH}
	PIN	True	Asserted	V_{IH}/V_{OH}
	PIN	False	Deasserted	V_{IL}/V_{OL}

Note: Values for V_{IL} , V_{OL} , V_{IH} , and V_{OH} are defined by individual product specifications.



Features

 Table 1 lists the features of the DSP56321 device.

Feature	Description
High-Performance DSP56300 Core	 275 million multiply-accumulates per second (MMACS) (550 MMACS using the EFCOP in filtering applications) with a 275 MHz clock at 1.6 V core and 3.3 V I/O Object code compatible with the DSP56000 core with highly parallel instruction set Data arithmetic logic unit (Data ALU) with fully pipelined 24 × 24-bit parallel Multiplier-Accumulator (MAC), 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing), conditional ALU instructions, and 24-bit or 16-bit arithmetic support under software control Program control unit (PCU) with position independent code (PIC) support, addressing modes optimized for DSP applications (including immediate offsets), internal instruction cache controller, internal memory-expandable hardware stack, nested hardware DO loops, and fast auto-return interrupts Direct memory access (DMA) with six DMA channels supporting internal and external accesses; one-, two-, and three-dimensional transfers (including circular buffering); end-of-block-transfer interrupts; and triggering from interrupt lines and all peripherals Phase-lock loop (PLL) allows change of low-power divide factor (DF) without loss of lock and output clock with skew elimination Hardware debugging support including on-chip emulation (OnCE) module, Joint Test Action Group (JTAG) test access port (TAP)
Enhanced Filter Coprocessor (EFCOP)	 Internal 24 × 24-bit filtering and echo-cancellation coprocessor that runs in parallel to the DSP core Operation at the same frequency as the core (up to 275 MHz) Support for a variety of filter modes, some of which are optimized for cellular base station applications: Real finite impulse response (FIR) with real taps Complex FIR with complex taps Complex FIR generating pure real or pure imaginary outputs alternately A 4-bit decimation factor in FIR filters, thus providing a decimation ratio up to 16 Direct form 1 (DFI) Infinite Impulse Response (IIR) filter Four scaling factors (1, 4, 8, 16) for IIR output Adaptive FIR filter with true least mean square (LMS) coefficient updates Adaptive FIR filter with delayed LMS coefficient updates
Internal Peripherals	 Enhanced 8-bit parallel host interface (HI08) supports a variety of buses (for example, ISA) and provides glueless connection to a number of industry-standard microcomputers, microprocessors, and DSPs Two enhanced synchronous serial interfaces (ESSI), each with one receiver and three transmitters (allows six-channel home theater) Serial communications interface (SCI) with baud rate generator Triple timer module Up to 34 programmable general-purpose input/output (GPIO) pins, depending on which peripherals are enabled

Table 1. DSP56321 Features



Feature	Description							
	 192 × 24-bit bootstrap ROM 192 K × 24-bit RAM total Program RAM, instruction cache, X data RAM, and Y data RAM sizes are programmable: 							
	Program RAM Size	Instruction Cache Size	X Data RAM Size*	Y Data RAM Size*	Instruction Cache	MSW2	MSW1	MSWO
	$32 \text{ K} \times 24 \text{-bit}$	0	80 K × 24-bit	80 K × 24-bit	disabled	0	0	0
	31 K × 24-bit	1024×24 -bit	80 K × 24-bit	80 K × 24-bit	enabled	0	0	0
	40 K × 24-bit	0	76 K × 24-bit	76 K × 24-bit	disabled	0	0	1
	$39 \text{ K} \times 24 \text{-bit}$	1024×24 -bit	76 K × 24-bit	76 K × 24-bit	enabled	0	0	1
	48 K × 24-bit	0	72 K \times 24-bit	$72 \text{ K} \times 24 \text{-bit}$	disabled	0	1	0
	47 K × 24-bit	1024×24 -bit	72 K \times 24-bit	$72 \text{ K} \times 24$ -bit	enabled	0	1	0
Internal Memories	64 K × 24-bit	0	64 K × 24-bit	$64 \text{ K} \times 24$ -bit	disabled	0	1	1
	63 K × 24-bit	1024×24 -bit	64 K \times 24-bit	$64 \text{ K} \times 24$ -bit	enabled	0	1	1
	$72 \text{ K} \times 24 \text{-bit}$	0	60 K × 24-bit	60 K × 24-bit	disabled	1	0	0
	71 K × 24-bit	1024×24 -bit	60 K imes 24-bit	60 K × 24-bit	enabled	1	0	0
	80 K × 24-bit	0	56 K \times 24-bit	56 K \times 24-bit	disabled	1	0	1
	$79 \text{ K} \times 24 \text{-bit}$	1024×24 -bit	56 K \times 24-bit	56 K \times 24-bit	enabled	1	0	1
	96 K × 24-bit	0	48 K \times 24-bit	48 K × 24-bit	disabled	1	1	0
	95 K \times 24-bit	1024×24 -bit	48 K \times 24-bit	48 K \times 24-bit	enabled	1	1	0
	112 K × 24-bit	0	40 K \times 24-bit	40 K \times 24-bit	disabled	1	1	1
	111 K × 24-bit	1024×24 -bit	40 K \times 24-bit	40 K \times 24-bit	enabled	1	1	1
	*Includes 12 K >	< 24-bit shared m	emory (that is, 24	4 K total memory	shared by the	e core and	the EFC	OP)
External Memory Expansion	 Data memory expansion to two 256 K × 24-bit word memory spaces using the standard external address lines Program memory expansion to one 256 K × 24-bit words memory space using the standard external address lines External memory expansion port Chip select logic for glueless interface to static random access memory (SRAMs) 							
Power Dissipation	 Very low-power CMOS design Wait and Stop low-power standby modes Fully static design specified to operate down to 0 Hz (dc) Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent) 							
Packaging	Molded array	plastic-ball grid a	rray (MAP-BGA)	package in lead-f	ree or lead-be	earing vers	sions.	

Table 1. DSP56321 Features (Continued)

Target Applications

DSP56321 applications require high performance, low power, small packaging, and a large amount of internal memory. The EFCOP can accelerate general filtering applications. Examples include:

- Wireless and wireline infrastructure applications
- Multi-channel wireless local loop systems
- Security encryption systems
- Home entertainment systems
- DSP resource boards
- High-speed modem banks
- IP telephony



Product Documentation

The documents listed in **Table 2** are required for a complete description of the DSP56321 device and are necessary to design properly with the part. Documentation is available from a local Freescale distributor, a Freescale semiconductor sales office, or a Freescale Semiconductor Literature Distribution Center. For documentation updates, visit the Freescale DSP website. See the contact information on the back cover of this document.

Name	Description	Order Number
DSP56321 Reference Manual	Detailed functional description of the DSP56321 memory configuration, operation, and register programming	DSP56321RM
DSP56300 Family Manual	Detailed description of the DSP56300 family processor core and instruction set	DSP56300FM
Application Notes	Documents describing specific applications or optimized device operation including code examples	See the DSP56321 product website

Table 2. DSP56321 Documentation



DSP56321 Technical Data, Rev. 11

Signals/Connections

The DSP56321 input and output signals are organized into functional groups as shown in **Table 1-1**. **Figure 1-1** diagrams the DSP56321 signals by functional group. The remainder of this chapter describes the signal pins in each functional group.

Functional Group			
Power (V _{CC})		20	
Ground (GND)		66	
Clock		2	
Address bus		18	
Data bus	Port A ¹	24	
Bus control		10	
Interrupt and mode control		6	
Host interface (HI08)	Port B ²	16	
Enhanced synchronous serial interface (ESSI) Ports C and D ³			
Serial communication interface (SCI)	Port E ⁴	3	
Timer		3	
OnCE/JTAG Port		6	
 Port A signals define the external memory interface port, including the Port B signals are the HI08 port signals multiplexed with the GPIO sig Port C and D signals are the two ESSI port signals multiplexed with the Port E signals are the SCI port signals multiplexed with the GPIO signals 	nals. ne GPIO signals.	nd control signals.	

Table 1-1.	DSP56321	Functional	Signal	Groupings
	DOI 00021	i unononui	orginar	aroupingo

Chapter 3). There are also two reserved lines.

Eight signal lines are not connected internally. These are designated as no connect (NC) in the package description (see

Note: This chapter refers to a number of configuration registers used to select individual multiplexed signal functionality. See the *DSP56321 Reference Manual* for details on these configuration registers.

5.





- Notes: 1. The HI08 port supports a non-multiplexed or a multiplexed bus, single or double data strobe (DS), and single or double host request (HR) configurations. Since each of these modes is configured independently, any combination of these modes is possible. These HI08 signals can also be configured alternatively as GPIO signals (PB[0–15]). Signals with dual designations (for example, HAS/HAS) have configurable polarity.
 - 2. The ESSI0, ESSI1, and SCI signals are multiplexed with the Port C GPIO signals (PC[0-5]), Port D GPIO signals (PD[0-5]), and Port E GPIO signals (PE[0-2]), respectively.
 - **3.** TIO[0–2] can be configured as GPIO signals.

Figure 1-1. Signals Identified by Functional Group

DSP56321 Technical Data, Rev. 11



1.1 Power

Power Name	Description			
V _{CCQL}	Quiet Core (Low) Power—An isolated power for the core processing and clock logic. This input must be isolated externally from all other chip power inputs.			
V _{CCQH}	Quiet External (High) Power—A quiet power source for I/O lines. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} .			
V _{CCA}	Address Bus Power—An isolated power for sections of the address bus I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} .			
V _{CCD}	Data Bus Power —An isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V_{CCQL} .			
V _{CCC}	Bus Control Power—An isolated power for the bus control I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} .			
V _{CCH}	Host Power—An isolated power for the HI08 I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} .			
V _{CCS}	ESSI, SCI, and Timer Power —An isolated power for the ESSI, SCI, and timer I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} .			
Note: The user m	ust provide adequate external decoupling capacitors for all power connections.			

Table 1-2. Power Inputs

1.2 Ground

Table 1-3. Grounds

Name	Description		
GND	round—Connected to an internal device ground plane.		
Note: The user mu	ust provide adequate external decoupling capacitors for all GND connections.		

1.3 Clock

Table 1-4. Clock Signals

Signal Name	Туре	State During Reset	Signal Description		
EXTAL	Input Input		XTAL Input		External Clock/Crystal Input—Interfaces the internal crystal oscillator input to an external crystal or an external clock.
XTAL	Output	Chip-driven	Crystal Output —Connects the internal crystal oscillator output to an external crystal. If an external clock is used, leave XTAL unconnected.		



1.4 External Memory Expansion Port (Port A)

Note: When the DSP56321 enters a low-power standby mode (stop or wait), it releases bus mastership and tristates the relevant Port A signals: A[0–17], D[0–23], AA[0–3], RD, WR, BB.

1.4.1 External Address Bus

Signal Name	Туре	State During Reset, Stop, or Wait	Signal Description
A[0–17]	Output	Tri-stated	Address Bus—When the DSP is the bus master, A[0–17] are active-high outputs that specify the address for external program and data memory accesses. Otherwise, the signals are tri-stated. To minimize power dissipation, A[0–17] do not change state when external memory spaces are not being accessed.

Table 1-5. External Address Bus Signals

1.4.2 External Data Bus

 Table 1-6.
 External Data Bus Signals

Signal Name	Туре	State During Reset	State During Stop or Wait	Signal Description
D[0–23]	Input/ Output	Ignored Input	Last state: <i>Input</i> : Ignored <i>Output</i> : Last value	Data Bus —When the DSP is the bus master, D[0–23] are active-high, bidirectional input/outputs that provide the bidirectional data bus for external program and data memory accesses. Otherwise, D[0–23] drivers are tristated. If the last state is output, these lines have weak keepers to maintain the last output state if all drivers are tristated.

1.4.3 External Bus Control

Table 1-7.	External Bus Control Signals
------------	------------------------------

Signal Name	Туре	State During Reset, Stop, or Wait	Signal Description
AA[0-3]	Output	Tri-stated	Address Attribute—When defined as AA, these signals can be used as chip selects or additional address lines. The default use defines a priority scheme under which only one AA signal can be asserted at a time. Setting the AA priority disable (APD) bit (Bit 14) of the Operating Mode Register, the priority mechanism is disabled and the lines can be used together as four external lines that can be decoded externally into 16 chip select signals.
RD	Output	Tri-stated	Read Enable —When the DSP is the bus master, \overline{RD} is an active-low output that is asserted to read external memory on the data bus (D[0–23]). Otherwise, \overline{RD} is tri-stated.
WR	Output	Tri-stated	Write Enable —When the DSP is the bus master, \overline{WR} is an active-low output that is asserted to write external memory on the data bus (D[0–23]). Otherwise, the signals are tri-stated.



External Memory Expansion Port (Port A)

Signal Name	Туре	State During Reset, Stop, or Wait	Signal Description	
TA	Input	Ignored Input	Transfer Acknowledge —If the DSP56321 is the bus master and there is no external bus activity, or the DSP56321 is not the bus master, the TA input is ignored. The TA input is a data transfer acknowledge (DTACK) function that can extend an external bus cycle indefinitely. Any number of wait states (1, 2 infinity) can be added to the wait states inserted by the bus control register (BCR) by keeping TA deasserted. In typical operation, TA is deasserted at the start of a bus cycle, is asserted to enable completion of the bus cycle, and is deasserted before the next bus cycle. The current bus cycle completes one clock period after TA is asserted synchronous to CLKOUT. The number of wait states is determined by the TA input or by the BCR, whichever is longer. The BCR can be used to set the minimum number of wait states in external bus cycles.	
BR	Output	Reset: Output (deasserted) State during Stop/Wait depends on BRH bit setting: • BRH = 0: Output (deasserted) • BRH = 1: Maintains last state (that is, if asserted, remains asserted)	Bus Request —Asserted when the DSP requests bus mastership. \overline{BR} is deasserted when the DSP no longer needs the bus. \overline{BR} may be asserted or deasserted independently of whether the DSP56321 is a bus master or a bus slave. Bus "parking" allows \overline{BR} to be deasserted even though the DSP56321 is the bus master. (See the description of bus "parking" in the \overline{BB} signal description.) The bus request hold (BRH) bit in the BCR allows \overline{BR} to be asserted under software control even though the DSP does not need the bus. \overline{BR} is typically sent to an external bus arbitrator that controls the priority, parking, and tenure of each master on the same external bus. \overline{BR} is affected only by DSP requests for the external bus, never for the internal bus. During hardware reset, \overline{BR} is deasserted and the arbitration is reset to the bus slave state.	
BG	Input	Ignored Input	Bus Grant—Asserted by an external bus arbitration circuit when the DSP56321 becomes the next bus master. When BG is asserted, the DSP56321 must wait until BB is deasserted before taking bus mastership. When BG is deasserted, bus mastership is typically given up at the end of the current bus cycle. This may occur in the middle of an instruction that requires more than one external bus cycle for execution. To ensure proper operation, the user must set the asynchronous bus arbitration enable (ABE) bit (Bit 13) in the Operating Mode Register. When this bit is set, BG and BB are synchronized internally. This adds a required delay between the deassertion of an initial BG input and the assertion of a subsequent BG input.	
BB	Input/ Output	Ignored Input	Bus Busy—Indicates that the bus is active. Only after BB is deasserted can the pending bus master become the bus master (and then assert the signal again). The bus master may keep BB asserted after ceasing bus activity regardless of whether BR is asserted or deasserted. Called "bus parking," this allows the current bus master to reuse the bus without rearbitration until another device requires the bus. BB is deasserted by an "active pull-up" method (that is, BB is driven high and then released and held high by an external pull-up resistor). Notes: 1. See BG for additional information. 2. BB requires an external pull-up resistor.	



1.5 Interrupt and Mode Control

The interrupt and mode control signals select the chip operating mode as it comes out of hardware reset. After **RESET** is deasserted, these inputs are hardware interrupt request lines.

Signal Name	Туре	State During Reset	Signal Description
MODA	Input	Schmitt-trigger Input	Mode Select A —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.
ĪRQĀ	Input		External Interrupt Request A —After reset, this input becomes a level- sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the STOP or WAIT standby state and IRQA is asserted, the processor exits the STOP or WAIT state.
MODB	Input	Schmitt-trigger Input	Mode Select B —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.
ĪRQB	Input		External Interrupt Request B —After reset, this input becomes a level- sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQB is asserted, the processor exits the WAIT state.
MODC	Input	Schmitt-trigger Input	Mode Select C —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.
IRQC	Input		External Interrupt Request C —After reset, this input becomes a level- sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQC is asserted, the processor exits the WAIT state.
MODD	Input	Schmitt-trigger Input	Mode Select D —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.
ĪRQD	Input		External Interrupt Request D —After reset, this input becomes a level- sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQD is asserted, the processor exits the WAIT state.
RESET	Input	Schmitt-trigger Input	Reset —Places the chip in the Reset state and resets the internal phase generator. The Schmitt-trigger input allows a slowly rising input (such as a capacitor charging) to reset the chip reliably. When the RESET signal is deasserted, the initial chip operating mode is latched from the MODA, MODB, MODC, and MODD inputs. The RESET signal must be asserted after powerup.
PINIT	Input	Schmitt-trigger Input	PLL Initial —During assertion of RESET, the value of PINIT determines whether the DPLL is enabled or disabled.
NMI	Input		Nonmaskable Interrupt—After RESET deassertion and during normal instruction processing, this Schmitt-trigger input is the negative-edge-triggered NMI request.



1.6 Host Interface (HI08)

The HI08 provides a fast, 8-bit, parallel data port that connects directly to the host bus. The HI08 supports a variety of standard buses and connects directly to a number of industry-standard microcomputers, microprocessors, DSPs, and DMA hardware.

1.6.1 Host Port Usage Considerations

Careful synchronization is required when the system reads multiple-bit registers that are written by another asynchronous system. This is a common problem when two asynchronous systems are connected (as they are in the Host port). The considerations for proper operation are discussed in **Table 1-9**.

Action	Description		
Asynchronous read of receive byte registers	When reading the receive byte registers, Receive register High (RXH), Receive register Middle (RXM), or Receive register Low (RXL), the host interface programmer should use interrupts or poll the Receive register Data Full (RXDF) flag that indicates data is available. This assures that the data in the receive byte registers is valid.		
Asynchronous write to transmit byte registers	The host interface programmer should not write to the transmit byte registers, Transmit register High (TXH), Transmit register Middle (TXM), or Transmit register Low (TXL), unless the Transmit register Data Empty (TXDE) bit is set indicating that the transmit byte registers are empty. This guarantees that the transmit byte registers transfer valid data to the Host Receive (HRX) register.		
Asynchronous write to host vector	The host interface programmer must change the Host Vector (HV) register only when the Host Command bit (HC) is clear. This practice guarantees that the DSP interrupt control logic receives a stable vector.		

Table 1-9.	Host Port Usage Considerations
------------	--------------------------------

1.6.2 Host Port Configuration

HI08 signal functions vary according to the programmed configuration of the interface as determined by the 16 bits in the HI08 Port Control Register.

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
H[0-7]	Input/Output	Ignored Input	Host Data —When the HI08 is programmed to interface with a non-multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the bidirectional Data bus.
HAD[0-7]	Input/Output		Host Address —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the bidirectional multiplexed Address/Data bus.
PB[0-7]	Input or Output		Port B 0–7 —When the HI08 is configured as GPIO through the HI08 Port Control Register, these signals are individually programmed as inputs or outputs through the HI08 Data Direction Register.

Table 1-10. Host Interface



als/Connections

Table 1-10. Host Interface (Continued)				
Signal Name	Туре	State During Reset ^{1,2}	Signal Description	
HA0	Input	Ignored Input	Host Address Input 0 —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is line 0 of the host address input bus.	
HAS/HAS	Input		Host Address Strobe —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is the host address strobe (HAS) Schmitt-trigger input. The polarity of the address strobe is programmable but is configured active-low (HAS) following reset.	
PB8	Input or Output		Port B 8 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.	
HA1	Input	Ignored Input	Host Address Input 1 —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is line 1 of the host address (HA1) input bus.	
HA8	Input		Host Address 8 —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is line 8 of the host address (HA8) input bus.	
PB9	Input or Output		Port B 9 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.	
HA2	Input	Ignored Input	Host Address Input 2 —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is line 2 of the host address (HA2) input bus.	
HA9	Input		Host Address 9 —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is line 9 of the host address (HA9) input bus.	
PB10	Input or Output		Port B 10 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.	
HCS/HCS	Input	Ignored Input	Host Chip Select —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is the host chip select (HCS) input. The polarity of the chip select is programmable but is configured active-low (HCS) after reset.	
HA10	Input		Host Address 10 —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is line 10 of the host address (HA10) input bus.	
PB13	Input or Output		Port B 13 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.	
HRW	Input	Ignored Input	Host Read/Write—When the HI08 is programmed to interface with a single- data-strobe host bus and the HI function is selected, this signal is the Host Read/Write (HRW) input.	

Table 1-10. Host Interface (Continued)

HI08 Data Direction Register.

is configured as active-low (HRD) after reset.

Host Read Data—When the HI08 is programmed to interface with a doubledata-strobe host bus and the HI function is selected, this signal is the HRD strobe Schmitt-trigger input. The polarity of the data strobe is programmable but

Port B 11—When the HI08 is configured as GPIO through the HI08 Port Control

Register, this signal is individually programmed as an input or output through the

HRD/HRD

PB11

Input

Input or Output





Table 1-10.	Host Interface	(Continued)
-------------	----------------	-------------

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
HDS/HDS	Input	Ignored Input	Host Data Strobe —When the HI08 is programmed to interface with a single- data-strobe host bus and the HI function is selected, this signal is the host data strobe (HDS) Schmitt-trigger input. The polarity of the data strobe is programmable but is configured as active-low (HDS) following reset.
HWR/HWR	Input		Host Write Data —When the HI08 is programmed to interface with a double- data-strobe host bus and the HI function is selected, this signal is the host write data strobe (HWR) Schmitt-trigger input. The polarity of the data strobe is programmable but is configured as active-low (HWR) following reset.
PB12	Input or Output		Port B 12 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HREQ/HREQ	Output	Ignored Input	Host Request —When the HI08 is programmed to interface with a single host request host bus and the HI function is selected, this signal is the host request (HREQ) output. The polarity of the host request is programmable but is configured as active-low (HREQ) following reset. The host request may be programmed as a driven or open-drain output.
HTRQ/HTRQ	Output		Transmit Host Request —When the HI08 is programmed to interface with a double host request host bus and the HI function is selected, this signal is the transmit host request (HTRQ) output. The polarity of the host request is programmable but is configured as active-low (HTRQ) following reset. The host request may be programmed as a driven or open-drain output.
PB14	Input or Output		Port B 14 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HACK/HACK	Input	Ignored Input	Host Acknowledge —When the HI08 is programmed to interface with a single host request host bus and the HI function is selected, this signal is the host acknowledge (HACK) Schmitt-trigger input. The polarity of the host acknowledge is programmable but is configured as active-low (HACK) after reset.
HRRQ/HRRQ	Output		Receive Host Request —When the HI08 is programmed to interface with a double host request host bus and the HI function is selected, this signal is the receive host request (HRRQ) output. The polarity of the host request is programmable but is configured as active-low (HRRQ) after reset. The host request may be programmed as a driven or open-drain output.
PB15	Input or Output		Port B 15 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
 In the Stop state, the signal maintains the last state as follows: If the last state is input, the signal is an ignored input. If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. The Wait processing state does not affect the signal state. 			



als/Connections

1.7 Enhanced Synchronous Serial Interface 0 (ESSI0)

Two synchronous serial interfaces (ESSI0 and ESSI1) provide a full-duplex serial port for serial communication with a variety of serial devices, including one or more industry-standard codecs, other DSPs, microprocessors, and peripherals that implement the Freescale serial peripheral interface (SPI).

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
SC00	Input or Output	Ignored Input	Serial Control 0 —For asynchronous mode, this signal is used for the receive clock I/O (Schmitt-trigger input). For synchronous mode, this signal is used either for transmitter 1 output or for serial I/O flag 0.
PC0	Input or Output		Port C 0 —The default configuration following reset is GPIO input PC0. When configured as PC0, signal direction is controlled through the Port C Direction Register. The signal can be configured as ESSI signal SC00 through the Port C Control Register.
SC01	Input/Output	Ignored Input	Serial Control 1 —For asynchronous mode, this signal is the receiver frame sync I/O. For synchronous mode, this signal is used either for transmitter 2 output or for serial I/O flag 1.
PC1	Input or Output		Port C 1 —The default configuration following reset is GPIO input PC1. When configured as PC1, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SC01 through the Port C Control Register.
SC02	Input/Output	Ignored Input	Serial Control Signal 2—The frame sync for both the transmitter and receiver in synchronous mode, and for the transmitter only in asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation).
PC2	Input or Output		Port C 2 —The default configuration following reset is GPIO input PC2. When configured as PC2, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SC02 through the Port C Control Register.
SCK0	Input/Output	Ignored Input	Serial Clock —Provides the serial bit rate clock for the ESSI. The SCK0 is a clock input or output, used by both the transmitter and receiver in synchronous modes or by the transmitter in asynchronous modes.
			Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (that is, the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PC3	Input or Output		Port C 3 —The default configuration following reset is GPIO input PC3. When configured as PC3, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SCK0 through the Port C Control Register.
SRD0	Input	Ignored Input	Serial Receive Data—Receives serial data and transfers the data to the ESSI Receive Shift Register. SRD0 is an input when data is received.
PC4	Input or Output		Port C 4 —The default configuration following reset is GPIO input PC4. When configured as PC4, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SRD0 through the Port C Control Register.

Table 1-11.	Enhanced Synchronous Serial Interface 0
	Ennancea eynomeneae eena maenaee e



Signal Name	Туре	State During Reset ^{1,2}	Signal Description
STD0	Output	Ignored Input	Serial Transmit Data—Transmits data from the Serial Transmit Shift Register. STD0 is an output when data is transmitted.
PC5	Input or Output		Port C 5 —The default configuration following reset is GPIO input PC5. When configured as PC5, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal STD0 through the Port C Control Register.
• If • If	 In the Stop state, the signal maintains the last state as follows: If the last state is input, the signal is an ignored input. If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. The Wait processing state does not affect the signal state. 		

Table 1-11.	Enhanced Synchronous Serial Interface 0 (Continued)
-------------	---

1.8 Enhanced Synchronous Serial Interface 1 (ESSI1)

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
SC10	Input or Output	Ignored Input	Serial Control 0 —For asynchronous mode, this signal is used for the receive clock I/O (Schmitt-trigger input). For synchronous mode, this signal is used either for transmitter 1 output or for serial I/O flag 0.
PD0	Input or Output		Port D 0 —The default configuration following reset is GPIO input PD0. When configured as PD0, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SC10 through the Port D Control Register.
SC11	Input/Output	Ignored Input	Serial Control 1 —For asynchronous mode, this signal is the receiver frame sync I/O. For synchronous mode, this signal is used either for Transmitter 2 output or for Serial I/O Flag 1.
PD1	Input or Output		Port D 1 —The default configuration following reset is GPIO input PD1. When configured as PD1, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SC11 through the Port D Control Register.
SC12	Input/Output	Ignored Input	Serial Control Signal 2—The frame sync for both the transmitter and receiver in synchronous mode and for the transmitter only in asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation).
PD2	Input or Output		Port D 2 —The default configuration following reset is GPIO input PD2. When configured as PD2, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SC12 through the Port D Control Register.

 Table 1-12.
 Enhanced Serial Synchronous Interface 1



als/Connections

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
SCK1	Input/Output	Ignored Input	Serial Clock—Provides the serial bit rate clock for the ESSI. The SCK1 is a clock input or output used by both the transmitter and receiver in synchronous modes or by the transmitter in asynchronous modes.
			Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (that is, the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PD3	Input or Output		Port D 3 —The default configuration following reset is GPIO input PD3. When configured as PD3, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SCK1 through the Port D Control Register.
SRD1	Input	Ignored Input	Serial Receive Data—Receives serial data and transfers the data to the ESSI Receive Shift Register. SRD1 is an input when data is being received.
PD4	Input or Output		Port D 4 —The default configuration following reset is GPIO input PD4. When configured as PD4, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SRD1 through the Port D Control Register.
STD1	Output	Ignored Input	Serial Transmit Data—Transmits data from the Serial Transmit Shift Register. STD1 is an output when data is being transmitted.
PD5	Input or Output		Port D 5 —The default configuration following reset is GPIO input PD5. When configured as PD5, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal STD1 through the Port D Control Register.
 In the Stop state, the signal maintains the last state as follows: If the last state is input, the signal is an ignored input. If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. The Wait processing state does not affect the signal state. 			

 Table 1-12.
 Enhanced Serial Synchronous Interface 1 (Continued)

1.9 Serial Communication Interface (SCI)

The SCI provides a full duplex port for serial communication with other DSPs, microprocessors, or peripherals such as modems.

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
RXD	Input	Ignored Input	Serial Receive Data—Receives byte-oriented serial data and transfers it to the SCI Receive Shift Register.
PE0	Input or Output		Port E 0 —The default configuration following reset is GPIO input PE0. When configured as PE0, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal RXD through the Port E Control Register.
TXD	Output	Ignored Input	Serial Transmit Data—Transmits data from the SCI Transmit Data Register.
PE1	Input or Output		Port E 1 —The default configuration following reset is GPIO input PE1. When configured as PE1, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal TXD through the Port E Control Register.

 Table 1-13.
 Serial Communication Interface



Table 1-13.	Serial Communication	Interface	(Continued)
-------------	----------------------	-----------	-------------

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
SCLK	Input/Output	Ignored Input	Serial Clock—Provides the input or output clock used by the transmitter and/or the receiver.
PE2	Input or Output		Port E 2 —The default configuration following reset is GPIO input PE2. When configured as PE2, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal SCLK through the Port E Control Register.
• lf • lf	 If the last state is input, the signal is an ignored input. If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. 		

1.10 Timers

The DSP56321 has three identical and independent timers. Each timer can use internal or external clocking and can either interrupt the DSP56321 after a specified number of events (clocks) or signal an external device after counting a specific number of internal events.

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
TIO0	Input or Output	Ignored Input	Timer 0 Schmitt-Trigger Input/Output — When Timer 0 functions as an external event counter or in measurement mode, TIO0 is used as input. When Timer 0 functions in watchdog, timer, or pulse modulation mode, TIO0 is used as output.
			The default mode after reset is GPIO input. TIO0 can be changed to output or configured as a timer I/O through the Timer 0 Control/Status Register (TCSR0).
TIO1	Input or Output	Ignored Input	Timer 1 Schmitt-Trigger Input/Output — When Timer 1 functions as an external event counter or in measurement mode, TIO1 is used as input. When Timer 1 functions in watchdog, timer, or pulse modulation mode, TIO1 is used as output.
			The default mode after reset is GPIO input. TIO1 can be changed to output or configured as a timer I/O through the Timer 1 Control/Status Register (TCSR1).
TIO2	Input or Output	Ignored Input	Timer 2 Schmitt-Trigger Input/Output — When Timer 2 functions as an external event counter or in measurement mode, TIO2 is used as input. When Timer 2 functions in watchdog, timer, or pulse modulation mode, TIO2 is used as output.
			The default mode after reset is GPIO input. TIO2 can be changed to output or configured as a timer I/O through the Timer 2 Control/Status Register (TCSR2).
• If t • If t	 If the last state is input, the signal is an ignored input. If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. 		

Table 1-14.	Triple Timer Signals
	The Third Orginalo



1.11 JTAG and OnCE Interface

The DSP56300 family and in particular the DSP56321 support circuit-board test strategies based on the IEEE® Std. 1149.1[™] test access port and boundary scan architecture, the industry standard developed under the sponsorship of the Test Technology Committee of IEEE and the JTAG. The OnCE module provides a means to interface nonintrusively with the DSP56300 core and its peripherals so that you can examine registers, memory, or on-chip peripherals. Functions of the OnCE module are provided through the JTAG TAP signals. For programming models, see the chapter on debugging support in the DSP56300 Family Manual.

Signal Name	Туре	State During Reset	Signal Description
тск	Input	Input	Test Clock—A test clock input signal to synchronize the JTAG test logic.
TDI	Input	Input	Test Data Input —A test data serial input signal for test instructions and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor.
TDO	Output	Tri-stated	Test Data Output —A test data serial output signal for test instructions and data. TDO is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK.
TMS	Input	Input	Test Mode Select —Sequences the test controller's state machine. TMS is sampled on the rising edge of TCK and has an internal pull-up resistor.
TRST	Input	Input	Test Reset —Înitializes the test controller asynchronously. TRST has an internal pull-up resistor. TRST must be asserted during and after power-up (see EB610/D for details).
DE	Input/ Output	Input	Debug Event —As an input, initiates Debug mode from an external command controller, and, as an open-drain output, acknowledges that the chip has entered Debug mode. As an input, DE causes the DSP56300 core to finish executing the current instruction, save the instruction pipeline information, enter Debug mode, and wait for commands to be entered from the debug serial input line. This signal is asserted as an output for three clock cycles when the chip enters Debug mode as a result of a debug request or as a result of meeting a breakpoint condition. The DE has an internal pull-up resistor. This signal is not a standard part of the JTAG TAP controller. The signal connects directly to the OnCE module to initiate debug mode directly or to provide a direct external indication that the chip has entered Debug mode. All other interface with the OnCE module must occur through the JTAG port.

Table 1-15.	JTAG/OnCE Interface



Specifications

The DSP56321 is fabricated in high-density CMOS with Transistor-Transistor Logic (TTL) compatible inputs and outputs.

2.1 Maximum Ratings

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{CC}).

In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device that has a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Rating ¹		Symbol	Value ^{1, 2}	Unit		
Supply Voltage ³			V _{CCQL}	-0.1 to 2.25	V	
Input/Output Supply Voltage ³ V _{CCQH} -0.3 to 4.35				-0.3 to 4.35	V	
All input v	voltages		V _{IN}	GND – 0.3 to V _{CCQH} + 0.3	V	
Current drain per pin excluding V_{CC} and GND			I	10	mA	
Operating temperature range			Т _Ј	-40 to +100	°C	
Storage to	emperatu	ıre	T _{STG}	T _{STG} -55 to +150		
Notes:	 Ab: the Port 	e maximum rating may affect device reliabili	only, and functional ty or cause permar	operation at the maximum is not guaranteed.	-	



2.2 Thermal Characteristics

Thermal Resistance Characteristic	Symbol	MAP-BGA Value	Unit
Junction-to-ambient, natural convection, single-layer board (1s) ^{1,2}	R _{θJA}	44	°C/W
Junction-to-ambient, natural convection, four-layer board (2s2p) ^{1,3}	R _{θJMA}	25	°C/W
Junction-to-ambient, @200 ft/min air flow, single-layer board (1s) ^{1,3}	R _{θJMA}	35	°C/W
Junction-to-ambient, @200 ft/min air flow, four-layer board (2s2p) ^{1,3}	$R_{ heta JMA}$	22	°C/W
Junction-to-board ⁴	R _{θJB}	13	°C/W
Junction-to-case thermal resistance ⁵	R _{θJC}	7	°C/W

Table 2-2. Thermal Characteristics

Notes: 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

3. Per JEDEC JESD51-6 with the board horizontal.

4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

2.3 DC Electrical Characteristics

Characteristics	Symbol	Min	Тур	Max	Unit
Supply voltage ¹ : • Core (V _{CCQL}) • I/O (V _{CCQH} , V _{CCA} , V _{CCD} , V _{CCC} , V _{CCH} , and V _{CCS})		1.5 3.0	1.6 3.3	1.7 3.6	V V
Input high voltage • D[0-23], BG, BB, TA • MOD/IRQ ² RESET, PINIT/NMI and all JTAG/ESSI/SCI/Timer/HI08 pins • EXTAL ⁹	V _{IH} V _{IHP} V _{IHX}	2.0 2.0 0.8 × V _{CCQH}	 	V _{CCQH} + 0.3 V _{CCQH} + 0.3 V _{CCQH}	> > >
Input low voltage • D[0–23], BG, BB, TA, MOD/IRQ ² , RESET, PINIT • All JTAG/ESSI/SCI/Timer/HI08 pins • EXTAL ⁹	V _{IL} V _{ILP} V _{ILX}	-0.3 -0.3 -0.3		0.8 0.8 $0.2 \times V_{CCQH}$	V V V
Input leakage current	I _{IN}	-10	—	10	μΑ
High impedance (off-state) input current (@ 2.4 V / 0.4 V)	I _{TSI}	-10	—	10	μA
Output high voltage ⁸ • TTL $(I_{OH} = -0.4 \text{ mA})^6$ • CMOS $(I_{OH} = -10 \mu A)^6$	V _{OH}	2.4 V _{CCQH} – 0.01			V V
Output low voltage ⁸ • TTL ($I_{OL} = 3.0 \text{ mA}$) ⁶ • CMOS ($I_{OL} = 10 \text{ µA}$) ⁶	V _{OL}		—	0.4 0.01	V V

Table 2-3.	DC Electrical	Characteristics ⁷
------------	---------------	------------------------------



190	_	mA
200	_	mA
210	_	mA
235	_	mA
25	_	mA
15	—	mA
—	10	pF
v	U _{CCQH} voltage m	UCCQH voltage must always be high

- 2. Refers to MODA/IRQA, MODB/IRQB, MODC/IRQC, and MODD/IRQD pins.
- 3. Section 4.3 provides a formula to compute the estimated current requirements in Normal mode. To obtain these results, all inputs must be terminated (that is, not allowed to float). Measurements are based on synthetic intensive DSP benchmarks (see **Appendix A**). The power consumption numbers in this specification are 90 percent of the measured results of this benchmark. This reflects typical DSP applications.
- 4. To obtain these results, all inputs must be terminated (that is, not allowed to float).
- 5. To obtain these results, all inputs not disconnected at Stop mode must be terminated (that is, not allowed to float), and the DPLL and on-chip crystal oscillator must be disabled.
- 6. Periodically sampled and not 100 percent tested.
- 7. $V_{CCQH} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{CQLC} = 1.6 \text{ V} \pm 0.1 \text{ V}$; $T_J = -40^{\circ}\text{C}$ to $+100 \text{ }^{\circ}\text{C}$, $C_L = 50 \text{ pF}$
- 8. This characteristic does not apply to XTAL.
- 9. Driving EXTAL to the low V_{IHX} or the high V_{ILX} value may cause additional power consumption (DC current). To minimize power consumption, the minimum V_{IHX} should be no lower than
 - $0.9 \times$ V_{CCQH} and the maximum V_{ILX} should be no higher than 0.1 \times V_{CCQH}

2.4 AC Electrical Characteristics

The timing waveforms shown in the AC electrical characteristics section are tested with a V_{IL} maximum of 0.3 V and a V_{IH} minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Notes 7 and 9 of the previous table. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the 50 percent point of the respective input signal's transition. DSP56321 output levels are measured with the production test machine V_{OL} and V_{OH} reference levels set at 0.4 V and 2.4 V, respectively.

Note: Although the minimum value for the frequency of EXTAL is 0 MHz, the device AC test conditions are 16 MHz and rated speed with the DPLL enabled.

2.4.1 Internal Clocks

Characteristics	Symbol	Expression				
Cildiacteristics	Symbol	Min	Тур	Мах		
Internal operating frequency With DPLL disabled With DPLL enabled 	f		Ef/2 (Ef × MF)/(PDF × DF)			
Internal clock cycle time With DPLL disabled With DPLL enabled 	т _с		$2 \times \text{ET}_{\text{C}}$ ET _C × PDF × DF/MF			
Internal clock high period With DPLL disabled With DPLL enabled 	Т _Н	$0.49 \times T_{C}$	et _c —	 0.51 × T _C		

Table 2-4. Internal Clocks



ifications

Table 2-4. Internal Clocks (Continued)

Characteristics	Symbol	Expression				
Characteristics	Symbol	Min	Тур	Max		
Internal clock low period With DPLL disabled With DPLL enabled 	TL		ET _C	 0.51 × T _C		
Note: Ef = External frequency; MF = Multiplication Factor = MFI + MFN/MFD; PDF = Predivision Factor; DF = Division Factor; T _C = Internal clock cycle; ET _C = External clock cycle; T _H = Internal clock high; T _L = Internal clock low						

2.4.2 External Clock Operation

The DSP56321 system clock is derived from the on-chip oscillator or is externally supplied. To use the on-chip oscillator, connect a crystal and associated resistor/capacitor components to EXTAL and XTAL; an example is shown in **Figure 2-1**.



Figure 2-1. Crystal Oscillator Circuits

No.	Characteristics	Cumhal	200 MHz		220 MHz		240 MHz		275 MHz	
		Symbol	Min	Max	Min	Max	Min	Max	Min	Max
1	Frequency of EXTAL (EXTAL Pin Frequency) ¹ • With DPLL disabled • With DPLL enabled ²	Ef DEFR = PDF × PDFR	0 MHz 16 MHz	200 MHz 200 MHz	0 MHz 16 MHz	220 MHz 220 MHz	0 MHz 16 MHz	240 MHz 240 MHz	0 MHz 16 MHz	275 MHz 275 MHz
2	 EXTAL input high³ With DPLL disabled (46.7%–53.3% duty cycle⁴) With DPLL enabled (42.5%–57.5% duty cycle⁴) 	ET _H	2.34 ns 2.13 ns	∞ 35.9 ns	2.12 ns 1.93 ns	∞ 35.9 ns	1.95 ns 1.77 ns	∞ 35.9 ns	1.70 ns 1.55 ns	∞ 35.9 ns
3	 EXTAL input low⁴ With DPLL disabled (46.7%-53.3% duty cycle⁴) With DPLL enabled (42.5%-57.5% duty cycle⁴) 	ETL	2.34 ns 2.13 ns	∞ 35.9 ns	2.12ns 1.93 ns	∞ 35.9 ns	1.95 ns 1.77 ns	∞ 35.9 ns	1.70 ns 1.55 ns	∞ 35.9 ns

Table 2-5. External Clock Operation



	Ohavaataviatiaa	• • • •	200) MHz	220	MHz	240) MHz	275 MHz	
	Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Min	Max
4	EXTAL cycle time ³ With DPLL disabled With DPLL enabled 	ET _C	5.0 ns 5.0 ns	∞ 62.5 ns	4.55 ns 4.55 ns	∞ 62.5 ns	4.17 ns 4.17 ns	∞ 62.5 ns	3.64 ns 3.64 ns	∞ 62.5 ns
7	Instruction cycle time = I _{CYC} = ET _C • With DPLL disabled • With DPLL enabled	I _{CYC}	10 ns 5.0 ns	∞ 1.6 μs	9.09 ns 4.55 ns	∞ 1.6 μs	8.33 ns 4.17 ns	∞ 1.6 μs	7.28 ns 3.64 ns	∞ 1.6 μs

Table 2-5.	External Clock O	peration (Continued)	1
------------	------------------	----------------------	---

3. Measured at 50 percent of the input transition.

4. The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time required for correction operation, however, remains the same at lower operating frequencies; therefore, when a lower clock frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time requirements are met.

Note: If an externally-supplied square wave voltage source is used, disable the internal oscillator circuit after boot-up by setting XTLD (PCTL Register bit 2 = 1—see the DSP56321 Reference Manual). The external square wave source connects to EXTAL and XTAL is not used. Figure 2-2 shows the EXTAL input signal.



Figure 2-2. External Input Clock Timing

2.4.3 Clock Generator (CLKGEN) and Digital PLL (DPLL) **Characteristics**

Table 2-6.	CLKGEN and DPLL	. Characteristics
------------	-----------------	-------------------

	0h.u				240	MHz	275	Unit		
Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Predivision factor	PDF ¹	1	16	1	16	1	16	1	16	_
Predivider output clock frequency range	PDFR	16	32	16	32	16	32	16	32	MHz
Total multiplication factor ²	MF	5	15	5	15	5	15	5	15	_
Multiplication factor integer part	MFI ¹	5	15	5	15	5	15	5	15	_
Multiplication factor numerator ³	MFN	0	127	0	127	0	127	0	127	_
Multiplication factor denominator	MFD	1	128	1	128	1	128	1	128	_
Double clock frequency range	DDFR	160	400	160	440	160	480	160	550	MHz
Phase lock-in time ⁴	DPLT	6.8 ⁵	150 ⁶	μs						



 Table 2-6.
 CLKGEN and DPLL Characteristics (Continued)

	Characteristics		0	200	MHz	220	MHz	240	MHz	275	MHz	11	
Characteristics			Symbol	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Unit	
Notes:	1.	Refer to the DSP56321 User's Manual for a detailed description of register reset values.											
	2.	The total multiplication fa	ctor (MF) in	ncludes bo	oth integer	and fracti	onal parts	(that is, M	F = MFI +	MFN/MFE	D).		
	3.	The numerator (MFN) sh	ould be les	s than the	denomina	tor (MFD)).						
 DPLL lock procedure duration is specified for the case when an external clock source is supplied to the EXTAL pin. Frequency-only Lock Mode or non-integer MF, after partial reset. 													
	6.	Frequency and Phase Lock Mode, integer MF, after full reset.											

2.4.4 Reset, Stop, Mode Select, and Interrupt Timing

			200	MHz	220	MHz	240	MHz	275	MHz	
No.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	Delay from RESET assertion to all pins at reset value ³	—	-	26	—	26		26	-	26	ns
9	 Required RESET duration⁴ Power on, external clock generator, DPLL disabled Power on, external clock generator, DPLL enabled Power on, internal oscillator During STOP, XTAL disabled During STOP, XTAL enabled During normal operation 	$50 \times \text{ET}_{\text{C}}$ $1000 \times \text{ET}_{\text{C}}$ $75000 \times \text{ET}_{\text{C}}$ $75000 \times \text{ET}_{\text{C}}$ $2.5 \times \text{T}_{\text{C}}$ $2.5 \times \text{T}_{\text{C}}$	250.0 5.0 0.375 0.375 12.5 17		227.5 4.55 0.341 0.341 11.38 16		208.5 4.17 0.313 0.313 10.43 15		182.0 3.64 0.273 0.273 9.1 9.1		ns μs ms ns ns ns
10	Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion) • Minimum • Maximum	3.25 × T _C + 2.0	18.25 —	 180	16.77 —	 163	15.55 —	 150	13.82 —	 140	ns ns
13	Mode select setup time		30.0	_	30.0	-	30.0	-	30.0	_	ns
14	Mode select hold time		0.0	_	0.0	_	0.0	_	0.0	_	ns
15	Minimum edge-triggered interrupt request assertion width		4.0	_	4.0	_	4.0	_	4.0	_	ns
16	Minimum edge-triggered interrupt request deassertion width		4.0	-	4.0	_	4.0	_	4.0	—	ns
17	 Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid Caused by first interrupt instruction fetch Caused by first interrupt instruction execution 	$4.25 \times T_{C} + 2.0$ $7.25 \times T_{C} + 2.0$	23.25 38.25	_	21.24 34.99	_	19.72 32.23	_	17.45 28.36	_	ns ns
	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to general-purpose transfer output valid caused by first interrupt instruction execution	$8.9 imes T_{C}$	44.5	_	40.45	_	37.0	_	32.37	_	ns
	Delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for level sensitive fast interrupts ^{1, 6, 7}	(WS + 3.75) × T _C – 10.94	_	Note 7	_	Note 7	_	Note 7	_	Note 7	ns

 Table 2-7.
 Reset, Stop, Mode Select, and Interrupt Timing⁵



Table 2-7.	Reset, Stop, Mode Select, and Interrupt Timing ⁵	(CONTINUED)
------------	---	-------------

			200	MHz	220	MHz	240	MHz	275	MHz	
No.	Characteristics	Expression	Min	Max	Min	Мах	Min	Max	Min	Max	Unit
	Delay from RD assertion to interrupt request deassertion for level sensitive fast interrupts ^{1, 6, 7}	(WS + 3.25) × T _C – 10.94		Note 7		Note 7	_	Note 7	_	Note 7	ns
	Delay from $\overline{\text{WR}}$ assertion to interrupt request deassertion for level sensitive fast interrupts ^{1, 6, 7} • SRAM WS = 3 • SRAM WS \geq 4	(WS + 3) × T _C – 10.94 (WS + 2.5) × T _C – 10.94		Note 7 Note 7		Note 7 Note 7		Note 7 Note 7		Note 7 Note 7	ns ns
	Duration for IRQA assertion to recover from Stop state		8.0	—	8.0	—	8.0	—	8.0	—	ns
	 Delay from IRQA assertion to fetch of first instruction (when exiting Stop)^{2, 3} DPLL is not active during Stop (PCTL Bit 1 = 0) and Stop delay is enabled (Operating Mode Register Bit 6 = 0) 	DPLT + (128K × T _C)	662.2 μs	209.9 ms	662.2 μs	209.9 ms	662.2 μs	209.9 ms	662.2 μs	209.9 ms	_
	 DPLL is not active during Stop (PCTL Bit 1 = 0) and Stop delay is not enabled (Operating Mode Register Bit 6 = 1) DPLL is active during Stop (PCTL Bit 1 = 1; Implies No Stop Delay) 	DPLT + (23.75 ± 0.5) × T _C (10.0 ± 1.75) × T _C	6.9 41.25	188.8 58.8	6.9 37.5	188.8 53.3	6.9 34.4	188.8 49.0	6.9 30.0	43.0	μs ns
	 Duration of level sensitive IRQA assertion to ensure interrupt service (when exiting Stop)^{2, 3} DPLL is not active during Stop (PCTL bit 1 = 0) and Stop delay is enabled (Operating Mode Register Transport of the sensitive of	DPLT + (128 K × T _C)	805.4		805.4		805.4		805.4	_	μs
	 (PCTL bit 1 = 0) and Stop delay is not enabled (Operating Mode Register Bit 6 = 1) DPLL is active during Stop ((PCTL 	DPLT + (20.5 ±0.5) × T _C 5.5 × T _C	150.1 27.5	_	150.1 25	_	150.1 22.9	_	150.1 20.0	_	μs ns
27	bit 1 = 0; implies no Stop delay) Interrupt Request Rate • HI08, ESSI, SCI, Timer • DMA • IRQ, NMI (edge trigger) • IRQ, NMI (level trigger)	12T _C 8T _C 8T _C 12T _C		60.0 40.0 40.0 60.0	 	54.6 36.4 36.4 54.6		50.0 33.4 33.4 50.0		43.7 29.2 29.2 43.7	ns ns ns ns
28	 DMA Request Rate Data read from HI08, ESSI, SCI Data write to HI08, ESSI, SCI Timer IRQ, NMI (edge trigger) 	6T _C 7T _C 2T _C 3T _C		30.0 35.0 10.0 15.0		27.3 31.9 9.1 13.7		25.0 29.2 8.3 12.5	 	21.84 25.48 7.28 10.92	ns ns ns ns
	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory (DMA source) access address out valid	4.25 × T _C + 2.0	23.25		21.34		19.72		17.45	_	ns



Table 2-7. Reset, Stop, Mode Select, and Interrupt Timing⁵ (CONTINUED)

				200	MHz	220	MHz	240	MHz	275 MHz		
No.		Characteristics	Expression	Min	Max	Min	Max	Min	Мах	Min	Мах	Unit
Notes:	1.	When fast interrupts are used prevent multiple interrupt ser when fast interrupts are used	vice. To avoid these timing	restrict	ions, the	e deasse	erted Edg	ge-trigge				
	2.	 when fast interrupts are used. Long interrupts are recommended for Level-sensitive mode. 2. This timing depends on several settings: For DPLL disable, using internal oscillator (DPLL Control Register (PCTL) Bit 2 = 0) and oscillator disabled during S Bit 1 = 0), a stabilization delay is required to assure that the oscillator is stable before programs are executed. Rese Stop delay (Operating Mode Register Bit 6 = 0) provides the proper delay. While Operating Mode Register Bit 6 = 1 it is not recommended, and these specifications do not guarantee timings for that case. For DPLL disable, using internal oscillator (PCTL Bit 2 = 0) and oscillator enabled during Stop (PCTL Bit 1 = 1), no stabilization delay is required and recovery is minimal (Operating Mode Register Bit 6 setting is ignored). For DPLL disable, using external clock (PCTL Bit 2 = 1), no stabilization delay is required and recovery time is defined proper DPLL disable, using external clock (PCTL Bit 2 = 1), no stabilization delay is required and recovery time is defined proper DPLL disable, using external clock (PCTL Bit 2 = 1), no stabilization delay is required and recovery time is defined proper DPLL enable, if PCTL Bit 1 is 0, the DPLL is shut down during Stop. Recovering from Stop requires the DPLL to DPLL lock procedure duration is defined in Table 2-6 and will be refined after silicon characterization. This procedure by the stop delay counter. Stop recovery ends when the stop delay counter completes its count. 										the be set izatior by the k. The
	 The DPLT value for DPLL disable is 0. Periodically sampled and not 100 percent tested. For an external clock generator, <u>RESET</u> duration is measured while <u>RESET</u> is asserted, V_{CC} is valid, and the l active and valid. For an internal oscillator, <u>RESET</u> duration is measured while <u>RESET</u> is asserted and V_{CC} is valid. The specifie the crystal oscillator stabilization time after power-up. This number is affected both by the specifications of the c components connected to the oscillator and reflects worst case conditions. When the V_{CC} is valid, but the other "required <u>RESET</u> duration" conditions (as specified above) have not been device circuitry is in an uninitialized state that can result in significant power consumption and heat-up. Designs this state to the shortest possible duration. V_{CCQH} = 3.3 V ± 0.3 V, V_{CCQL} = 1.6 V ± 0.1 V; T_J = -40°C to +100°C, C_L = 50 pF. 									pecified of the cry	timing re /stal and et met, t	eflects d othe
	6. 7.	WS = number of wait states (measured in clock cycles, number of T_{C}). Use the expression to compute a maximum value.										







a) First Interrupt Instruction Execution



b) General-Purpose I/O

Figure 2-4. External Fast Interrupt Timing



Figure 2-5. External Interrupt Timing (Negative Edge-Triggered)

DSP56321 Technical Data, Rev. 11





Figure 2-6. Operating Mode Select Timing



Figure 2-7. Recovery from Stop State Using IRQA







Figure 2-9. External Memory Access (DMA Source) Timing

DSP56321 Technical Data, Rev. 11



2.4.5 External Memory Expansion Port (Port A)

2.4.5.1 SRAM Timing

			- · 1	200	MHz	220	MHz	240	MHz	275	MHz	
No.	Characteristics	Symbol	Expression ¹	Min	Max	Min	Max	Min	Max	Min	Max	Unit
100	Address valid and AA assertion pulse width ²	t _{RC} , t _{WC}	$\begin{array}{c} (WS+2) \times T_{C} - 4.0 \\ [3 \leq WS \leq 7] \\ (WS+3) \times T_{C} - 4.0 \\ [WS \geq 8] \end{array}$	21.0 51.0		18.8 46.0	_	16.9 41.9	_	15.0 36.0	_	ns ns
101	Address and AA valid to WR assertion	t _{AS}	$0.75 \times T_{C} - 3.0$ [WS = 3] 1.25 × T_{C} - 3.0 [WS ≥ 4]	0.75 3.25	_	0.41 2.69	_	0.13 2.21	_	-0.27 1.54	_	ns ns
102	WR assertion pulse width	t _{WP}		11.0 13.5	_	9.65 11.93	_	8.51 10.6	_	6.9 8.72	_	ns ns
103	WR deassertion to address not valid	t _{WR}	$\begin{array}{c} 1.25 \times {\rm T_C}-4.0 \\ [3 \leq \!\! WS \leq \!\! 7] \\ 2.25 \times {\rm T_C}-4.0 \\ [WS \geq 8] \end{array}$	2.25 7.25	_	1.69 6.24	_	1.21 5.38	_	0.54 4.18	_	ns ns
104	Address and AA valid to input data valid	t _{AA} , t _{AC}	$\begin{array}{c} (WS + 0.75) \times T_C - 5.8 \\ [WS \geq 3] \end{array}$	—	12.9	_	11.2	—	9.8	—	7.84	ns
105	RD assertion to input data valid	t _{OE}	$\begin{array}{c} (\text{WS} + 0.25) \times \text{T}_{\text{C}} - 6.5 \\ [\text{WS} \geq 3] \end{array}$	—	9.75	—	8.29	—	7.05	—	5.31	ns
106	RD deassertion to data not valid (data hold time)	t _{OHZ}		0.0	—	0.0	—	0.0	—	0.0	—	ns
107	Address valid to WR deassertion ²	t _{AW}	$\begin{array}{c} (\text{WS} + 0.75) \times \text{T}_{\text{C}} - 4.0 \\ [\text{WS} \geq 3] \end{array}$	14.75	—	13.06	—	11.64	—	9.63	—	ns
108	Data valid to WR deassertion (data setup time)	t _{DS} (t _{DW})	$\begin{array}{c} (WS - 0.25) \times \ T_C - 5.4 \\ [WS \geq 3] \end{array}$	8.35	—	7.11	—	6.07	—	4.6	—	ns
109	Data hold time from WR deassertion	t _{DH}	1.25 × T _C −4.0 [3 ≤WS ≤7] 2.25 × T _C −4.0 [WS ≥ 8]	2.25 7.25	_	1.69 6.23	_	1.21 5.38	_	0.54 4.18	_	ns ns
110	WR assertion to data active	_	$0.25 \times T_{C} - 4.0$ [WS = 3] $-0.25 \times T_{C} - 4.0$ [WS ≥ 4]	-2.75 -5.25	_	-2.86 -5.14	_	-2.96 -5.04	_	-3.1 -4.91	_	ns ns
111	WR deassertion to data high impedance	—	1.25 × T _C	6.25	—	5.69	—	5.21	—	4.55	—	ns
112	Previous RD deassertion to data active (write)	_	$2.25 \times T_{C}$ –4.0	7.25	—	6.23	—	5.38	—	4.18	—	ns
113	RD deassertion time	_	$\begin{array}{c} 1.75 \times {\rm T_C} - 3.0 \\ [3 \leq \!\! WS \leq \!\! 7] \\ 2.75 \times {\rm T_C} - 3.0 \\ [WS \geq 8] \end{array}$	5.75 10.75	_	4.96 9.51	_	4.3 8.47	_	3.36 7.0	_	ns ns
114	WR deassertion time ⁴	—	$\begin{array}{c} 2.0 \times T_{C} -3.0 \\ [3 \leq WS \leq 7] \\ 3.0 \times T_{C} -3.0 \\ [WS \geq 8] \end{array}$	7.0 12.0	_	6.1 10.6	_	5.3 9.5	_	4.27 7.91	_	ns ns



200 MHz 220 MHz 240 MHz 275 MHz **Characteristics** Expression¹ Unit No. Symbol Min Max Min Max Min Max Min Max Address valid to RD 0.5 0.3 -0.18 115 $0.5\times\,T_C\,\text{--}2.0$ 0.1 ns assertion RD assertion pulse width $(WS + 0.25) \times T_C - 3.0$ 13.25 11.59 10.55 8.81 116 ____ ____ _ ____ _ ns $[WS \ge 3]$ RD deassertion to 117 $1.25 imes T_C - 4.0$ 2.25 1.69 1.21 0.54 _ ns address not valid [3 ≤WS ≤7] $2.25\times\,T_{C}\,{-}4.0$ 6.24 7.25 5.38 4.18 ns ____ ____ [WS ≥ 8] 118 TA setup before RD or $0.25 imes T_{C}$ + 2.0 3.25 3.14 3.04 2.91 ns ____ ____ _ WR deassertion⁵ TA hold after RD or WR 119 0 0 _ 0 0 ns ____ _ deassertion

 Table 2-8.
 SRAM Timing (Continued)

Notes: 1. WS is the number of wait states specified in the BCR. The value is given for the minimum for a given category. (For example, for a category of [3 ≤WS ≤7] timing is specified for 3 wait states.) Three wait states is the minimum value otherwise.

2. Timings 100 and 107 are guaranteed by design, not tested.

3. All timings are measured from 0.5 \times V_{CCQH} to 0.5 \times V_{CCQH}.

4. The WS number applies to the access in which the deassertion of WR occurs and assumes the next access uses a minimal number of wait states.

5. Timing 118 is relative to the deassertion edge of RD or WR even if TA remains asserted.



state after a read or write operation.

Figure 2-10. SRAM Read Access





state after a read or write operation.



2.4.5.2 Asynchronous Bus Arbitration Timings

No.	Characteristics	Expression	200	200 MHz 220 MHz			240 MHz		275 Mhz		Uni
	Unaracteristics	Expression	Min	Max	Min	Max	Min	Max	Min	Max	t
250	$\overline{\text{BB}}$ assertion window from $\overline{\text{BG}}$ input deassertion.	2.5 × Tc + 5		17.5		16.4		15.4	—	14.1	ns
251	Delay from \overline{BB} assertion to \overline{BG} assertion	2 × Tc + 5	15	—	14.1		13.3		12.27	—	ns
Notes: 1. Bit 13 in the Operating Mode Register must be set to enable Asynchronous Arbitration mode.											

Table 2-9.	Asynchronous	Bus Timings
------------	--------------	--------------------

2. To guarantee timings 250 and 251, it is recommended that you assert non-overlapping BG inputs to different DSP56300 devices (on the same bus), as shown in Figure 2-12, where BG1 is the BG signal for one DSP56300 device while BG2 is the BG signal for a second DSP56300 device.



Figure 2-12. Asynchronous Bus Arbitration Timing

The asynchronous bus arbitration is enabled by internal synchronization circuits on \overline{BG} and \overline{BB} inputs. These synchronization circuits add delay from the external signal until it is exposed to internal logic. As a result of this delay, a DSP56300 part may assume mastership and assert \overline{BB} , for some time after \overline{BG} is deasserted. This is the reason for timing 250.

Once \overline{BB} is asserted, there is a synchronization delay from \overline{BB} assertion to the time this assertion is exposed to other DSP56300 components that are potential masters on the same bus. If \overline{BG} input is asserted before that time, and \overline{BG} is asserted and \overline{BB} is deasserted, another DSP56300 component may assume mastership at the same time. Therefore, some non-overlap period between one \overline{BG} input active to another \overline{BG} input active is required. Timing 251 ensures that overlaps are avoided.

2.4.6 Host Interface Timing

No.	Characteristic ¹⁰	Expression	200	MHz	220	MHz	240	MHz	275	MHz	Uni
NO.	Characteristic	Expression	Min	Max	Min	Max	Min	Max	Min	Max	t
317	Read data strobe assertion width ⁵ HACK assertion width	T _C + 4.95	9.95	_	9.05	—	8.3	_	7.77		ns
318	Read data strobe deassertion width ⁵ HACK deassertion width		4.95	_	4.5	—	4.13	—	4.0	_	ns
319	Read data strobe deassertion width ⁵ after "Last Data Register" reads ^{8,11} , or between two consecutive CVR, ICR, or ISR reads ³ HACK deassertion width after "Last Data Register" reads ^{8,11}	2.5 × T _C + 3.3	15.8	_	14.7	—	13.7	_	12.39		ns
320	Write data strobe assertion width ⁶		6.6	_	6.0		5.5	_	5.1		ns
321	 Write data strobe deassertion width⁸ HACK write deassertion width after ICR, CVR and "Last Data Register" writes 	2.5 × T _C + 3.3	15.8	_	14.7	_	13.7	_	12.39	_	ns
	 after IVR writes, or after TXH:TXM:TXL writes (with HLEND= 0), or after TXL:TXM:TXH writes (with HLEND = 1) 		8.25	_	7.5	_	6.88		6.28	_	ns
322	HAS assertion width		4.95	_	4.5	_	4.13	_	4.0	_	ns

Table 2-10.Host Interface Timings^{1,2,12}



	Characteristic ¹⁰	Expression	200 MHz		220 MHz		240 MHz		275 MHz		Uni
No.			Min	Мах	Min	Max	Min	Max	Min	Мах	t
323	HAS deassertion to data strobe assertion ⁴		0.0	_	0.0	_	0.0	_	0.0	_	ns
324	Host data input setup time before write data strobe deassertion ⁶		4.95	—	4.5	—	4.13	—	4.0	—	ns
325	Host data input hold time after write data strobe deassertion ⁶		1.65	—	1.5	_	1.38	_	1.23	—	ns
326	Read data strobe assertion to output data active from high impedance ⁵ HACK assertion to output data active from high impedance		1.65	_	1.5	_	1.38	_	1.23	_	ns
327	Read data strobe assertion to output data valid ⁵ HACK assertion to output data valid		—	14.78	—	13.45	_	12.32	_	10.2	ns
328	Read data strobe deassertion to output data high impedance ⁵ HACK deassertion to output data high impedance		_	4.95	_	4.5	_	4.13	4.0	_	ns
329	Output data hold time after read data strobe deassertion ⁵ Output data hold time after HACK deassertion		1.65	—	1.5	_	1.38	_	1.23	_	ns
330	HCS assertion to read data strobe deassertion ⁵	T _C + 4.95	9.95	_	9.05	—	8.3	—	7.77	—	ns
331	HCS assertion to write data strobe deassertion ⁶		8	—	8	—	8	—	8	—	ns
332	HCS assertion to output data valid		—	17	—	16	_	15	_	14	ns
333	HCS hold time after data strobe deassertion ⁴		0.0	—	0.0	—	0.0	—	0.0	_	ns
334	Address (HAD[0-7]) setup time before HAS deassertion (HMUX=1)		2.31	—	2.1	—	1.93	—	1.76	—	ns
335	Address (HAD[0–7]) hold time after HAS deassertion (HMUX=1)		1.65	_	1.5	_	1.38	_	1.23	_	ns
336	HA[8–10] (HMUX=1), HA[0–2] (HMUX=0), HR/W setup time before data strobe assertion ⁴ • Read • Write		0 2.31	_	0 2.1		0 1.93		0 1.76		ns ns
337	HA[8–10] (HMUX=1), HA[0–2] (HMUX=0), HR/ \overline{W} hold time after data strobe deassertion ⁴		1.65	—	1.5	—	1.38	—	1.23	—	ns
338	Delay from read data strobe deassertion to host request assertion for "Last Data Register" read ^{5, 7, 8}	T _C + 2.64	7.64	_	7.19	-	6.81	-	6.28	-	ns
339	Delay from write data strobe deassertion to host request assertion for "Last Data Register" write ^{6, 7, 8}	1.5 × T _C + 2.64	10.14	—	9.47	—	8.9	—	8.1	—	ns
340	Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write (HROD=0) ^{4, 7, 8}		_	12.14	_	11.04		10.12		9.0	ns
341	Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write (HROD=1, open drain host request) ^{4, 7, 8, 9}		_	300.0	_	300.0	_	300.0		300.0	ns
	•		•			•		•			

 Table 2-10.
 Host Interface Timings^{1,2,12} (Continued)



 Table 2-10.
 Host Interface Timings^{1,2,12} (Continued)

No.		Characteristic ¹⁰ Ex	Expression	200 MHz		220 MHz		240 MHz		275 MHz		Uni	
				Min	Max	Min	Max	Min	Max	Min	Мах	t	
Notes:	1.	See the Programmer's Model section in the chapter on the HI08 in the DSP56321 Reference Manual.											
	2.	In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable.											
	3.	This timing is applicable only if two consecutive reads from one of these registers are executed.											
	4.	The data strobe is Host Read (HRD) or Host Write (HWR) in the Dual Data Strobe mode and Host Data Strobe (HDS) in the Single Data Strobe mode.											
	5.	The read data strobe is HRD in the Dual Data Strobe mode and HDS in the Single Data Strobe mode.											
	6.	The write data strobe is HWR in the Dual Data Strobe mode and HDS in the Single Data Strobe mode.											
	7.	The host request is HREQ in the Single Host Request mode and HRRQ and HTRQ in the Double Host Request mode.											
	8.	The "Last Data Register" is the register at address \$7, which is the last location to be read or written in data transfers. This is RXL/TXL in the Big Endian mode (HLEND = 0; HLEND is the Interface Control Register bit 7—ICR[7]), or RXH/TXH in the Little Endian mode (HLEND = 1).											
	9.	In this calculation, the host request signal is pulled up by a 4.7 k Ω resistor in the Open-drain mode.											
	10.	$V_{CCOH} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{CCOL} = 1.6 \text{ V} \pm 0.1 \text{ V}; T_J = -40^{\circ}\text{C} \text{ to } +100 ^{\circ}\text{C}, C_L = 50 \text{ pF}$											
	11.												
	12	After the external host writes a new value to the ICR, the HI08 will be ready for operation after three DSP clock cycles (3 × Tc).											



Figure 2-13. Host Interrupt Vector Register (IVR) Read Timing Diagram




Figure 2-14. Read Timing Diagram, Non-Multiplexed Bus, Single Data Strobe



Figure 2-15. Read Timing Diagram, Non-Multiplexed Bus, Double Data Strobe









Figure 2-17. Write Timing Diagram, Non-Multiplexed Bus, Double Data Strobe





Figure 2-18. Read Timing Diagram, Multiplexed Bus, Single Data Strobe



Figure 2-19. Read Timing Diagram, Multiplexed Bus, Double Data Strobe





Figure 2-20. Write Timing Diagram, Multiplexed Bus, Single Data Strobe



Figure 2-21. Write Timing Diagram, Multiplexed Bus, Double Data Strobe



SCI Timing 2.4.7

N	O hamantaniatian1	0	Formerstein	200	MHz	220 MHz		240 MHz		275 MHz		Uni
No.	Characteristics ¹	Symbol	Expression	Min	Мах	Min	Мах	Min	Max	Min	Мах	t
400	Synchronous clock cycle	t _{SCC} ²	$16 \times T_C$	80.0		72.8	_	66.7	_	58.0	_	ns
401	Clock low period		t _{SCC} /2 -10.0	30.0		26.4		23.4		19.0		ns
402	Clock high period		t _{SCC} /2 -10.0	30.0		26.4		23.4		19.0		ns
403	Output data setup to clock falling edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_C - 17.0$	5.5	—	3.5	—	1.76	—	-0.68	—	ns
404	Output data hold after clock rising edge (internal clock)		$t_{SCC}/4$ –1.5 × T _C	13	_	11.5	_	10	_	9.04	_	ns
405	Input data setup time before clock rising edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_{C} + 25.0$	47.5	_	45.5	_	43.8	—	41.32	_	ns
406	Input data not valid before clock rising edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_C - 5.5$	_	17.0	_	15.0	_	13.8	_	10.81	ns
407	Clock falling edge to output data valid (external clock)			_	32.0		32.0	_	32.0	_	32.0	ns
408	Output data hold after clock rising edge (external clock)		T _C + 8.0	13.0	_	12.6		12.2	_	11.64	_	ns
409	Input data setup time before clock rising edge (external clock)			0.0	_	0.0	_	0.0		0.0		ns
410	Input data hold time after clock rising edge (external clock)			9.0		9.0	_	9.0		9.0	_	ns
411	Asynchronous clock cycle	t _{ACC} ³	$64 imes T_C$	320.0		291.2		266.9		232.0		ns
412	Clock low period		t _{ACC} /2 -10.0	150.0		135.6		123.5		106.0		ns
413	Clock high period		t _{ACC} /2 -10.0	150.0		135.6		123.5	_	106.0		ns
414	Output data setup to clock rising edge (internal clock)		t _{ACC} /2 -30.0	130.0	_	115.6	_	103.5	—	86.0	_	ns
415	Output data hold after clock rising edge (internal clock)		t _{ACC} /2 -30.0	130.0	_	115.6		103.5	—	86.0		ns

Table 2-11. **SCI** Timings

2.

 $V_{CCQH} = 3.3 V \pm 0.3 V$, $V_{CCQL} = 1.6 V \pm 0.1 V$; $T_J = -40^{\circ}C$ to +100 °C, $C_L = 50 \text{ pF}$. $t_{SCC} =$ synchronous clock cycle time (for internal clock, t_{SCC} is determined by the SCI clock control register and T_C). $t_{ACC} =$ asynchronous clock cycle time; value given for 1X Clock mode (for internal clock, t_{ACC} is determined by the SCI clock 3. control register and T_C).

4. In the timing diagrams that follow, the SCLK is drawn using the clock falling edge as a the first reference. Clock polarity is programmable in the SCI Control Register (SCR). Refer to the DSP56321 Reference Manual for details.





a) Internal Clock



b) External Clock

Figure 2-22. SCI Synchronous Mode Timing



Figure 2-23. SCI Asynchronous Mode Timing



2.4.8 ESSI0/ESSI1 Timing

No	Characteristics ^{4, 6}	Symbol	Expression	200	MHz	220	MHz	240	MHz	275	MHz	Cond-	Unit
No.	Characteristics 7	Symbol	Expression	Min	Max	Min	Max	Min	Max	Min	Max	ition ⁵	Unit
430	Clock cycle ¹	T _{ECCX} T _{ECCI}	$6 \times T_C \\ 8 \times T_C$	30.0 40.0	_	27.3 36.6	_	25.0 33.3	_	21.5 25.0	_	x ck i ck	ns ns
431	Clock high period • For internal clock • For external clock		T _{ECCX} /2 – 3.7 T _{ECCI} /2 – 10.0	11.3 10.0	_	9.9 8.2	_	8.8 6.7	_	7.21 2.5	-		ns ns
432	Clock low period • For internal clock • For external clock		T _{ECCX} /2 – 3.7 T _{ECCI} /2 –10.0	11.3 10.0		9.9 8.2		8.8 6.7		7.21 2.5			ns ns
433	RXC rising edge to FSR out (bit-length) high			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck a	ns
434	RXC rising edge to FSR out (bit-length) low			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck a	ns
435	RXC rising edge to FSR out (word- length-relative) high ²			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck a	ns
436	RXC rising edge to FSR out (word- length-relative) low ²			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck a	ns
437	RXC rising edge to FSR out (word- length) high			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck a	ns
438	RXC rising edge to FSR out (word- length) low			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck a	ns
439	Data in setup time before RXC (SCK in Synchronous mode) falling edge			5.0 10.0	_ _	5.0 10.0	_ _	5.0 10.0	_	5.0 10.0	_	x ck i ck	ns
440	Data in hold time after RXC falling edge			3.8 5.0	_	3.8 5.0	_	3.8 5.0	_	3.8 5.0	_	x ck i ck	ns
441	FSR input (bl, wr) high before RXC falling edge ²			5.0 10.0	_	5.0 10.0	_	5.0 10.0	_	5.0 10.0	_	x ck i ck a	ns
442	FSR input (wl) high before RXC falling edge			5.0 10.0	_	5.0 10.0	_	5.0 10.0	_	5.0 10.0	_	x ck i ck a	ns
443	FSR input hold time after RXC falling edge			3.8 5.0	_	3.8 5.0	_	3.8 5.0	_	3.8 5.0	_	x ck i ck a	ns
444	Flags input setup before RXC falling edge			5.0 10.0	_ _	5.0 10.0	_ _	5.0 10.0	_	5.0 10.0	_	x ck i ck s	ns
445	Flags input hold time after RXC falling edge			3.8 5.0	_ _	3.8 5.0	_ _	3.8 5.0	_	3.8 5.0	_	x ck i ck s	ns
446	TXC rising edge to FST out (bit-length) high			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck	ns
447	TXC rising edge to FST out (bit-length) low			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck	ns
448	TXC rising edge to FST out (word- length-relative) high ²			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck	ns
449	TXC rising edge to FST out (word- length-relative) low ²			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck	ns
450	TXC rising edge to FST out (word- length) high			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck	ns

Table 2-12. ESSI Timings

ifications

Na	Characteristics ^{4, 6}	Sumbal	Expression	200	MHz	220	MHz	240	MHz	275	MHz	Cond-	Unit
No.	Characteristics "	Symbol	LAPICSSION	Min	Max	Min	Мах	Min	Max	Min	Max	ition ⁵	Unit
451	TXC rising edge to FST out (word- length) low			_	12.5 8.3		12.5 8.3		12.5 8.3		12.5 8.3	x ck i ck	ns
452	TXC rising edge to data out enable from high impedance			_	12.5 8.3		12.5 8.3		12.5 8.3		12.5 8.3	x ck i ck	ns
453	TXC rising edge to Transmitter 0 drive enable assertion			_	12.5 13.5		12.5 13.5		12.5 13.5	-	12.5 13.5	x ck i ck	ns
454	TXC rising edge to data out valid			_	12.5 8.3		12.5 8.3		12.5 8.3		12.5 8.3	x ck i ck	ns
455	TXC rising edge to data out high impedance ³			_	30.0 8.3		30.0 8.3		30.0 8.3		30.0 8.3	x ck i ck	ns
456	TXC rising edge to Transmitter 0 drive enable deassertion ³			_	12.5 8.3		12.5 8.3		12.5 8.3		12.5 8.3	x ck i ck	ns
457	FST input (bl, wr) setup time before TXC falling edge ²			5.0 10.0	_	5.0 10.0	_	5.0 10.0	_	5.0 10.0	_	x ck i ck	ns
458	FST input (wI) to data out enable from high impedance			_	15.0 8.0		15.0 8.0		15.0 8.0		15.0 8.0	x ck i ck	ns
459	FST input (wI) to Transmitter 0 drive enable assertion			_	15.0 18.0		15.0 18.0		15.0 18.0		15.0 18.0	x ck i ck	ns
460	FST input (wl) setup time before TXC falling edge			5.0 10.0	_ _	5.0 10.0	_ _	5.0 10.0	_ _	5.0 10.0	-	x ck i ck	ns
461	FST input hold time after TXC falling edge			3.8 5.0	_ _	3.8 5.0	_ _	3.8 5.0	_ _	3.8 5.0		x ck i ck	ns
462	Flag output valid after TXC rising edge			_	12.5 8.3		12.5 8.3		12.5 8.3		12.5 8.3	x ck i ck	ns

Table 2-12.ESSI Timings (Continued)

ESSI control register. T_{ECCX} must be ≥ T_C × 3, in accordance with the note below Table 7-1 in the DSP56321 Reference Manual. T_{ECCI} must be ≥ T_C × 4, in accordance with the explanation of CRA[PSR] and the ESSI Clock Generator Functional Block Diagram shown in Figure 7-3 of the DSP56321 Reference Manual.
 The word length relative frame sume signal waveform expresses the same wave as the bit length frame sume signal waveform but

2. The word-length-relative frame sync signal waveform operates the same way as the bit-length frame sync signal waveform, but spreads from one serial clock before the first bit clock (same as the Bit Length Frame Sync signal) until the one before last bit clock of the first word in the frame.

- 3. Periodically sampled and not 100 percent tested
- 4. $V_{CCQH} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{CCQL} = 1.6 \text{ V} \pm 0.1 \text{ V}$; $T_J = 0^{\circ}\text{C}$ to +85°C, $C_L = 50 \text{ pF}$

 TXC (SCK Pin) = Transmit Clock RXC (SC0 or SCK Pin) = Receive Clock FST (SC2 Pin) = Transmit Frame Sync FSR (SC1 or SC2 Pin) Receive Frame Sync

i ck = Internal Clock; x ck = External Clock
 i ck a = Internal Clock, Asynchronous Mode (asynchronous implies that TXC and RXC are two different clocks)
 i ck s = Internal Clock, Synchronous Mode (synchronous implies that TXC and RXC are the same clock)

7. In the timing diagrams below, the clocks and frame sync signals are drawn using the clock falling edge as a the first reference. Clock and frame sync polarities are programmable in Control Register B (CRB). Refer to the *DSP56321 Reference Manual* for details.







Figure 2-24.	ESSI	Transmitter	Timing
--------------	------	-------------	--------







2.4.9 Timer Timing

Table 2-13. Timer Timings

No.	Characteristics	Francisco	200 MHz		220 MHz		240 MHz		240 MHz		Unit
NO.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Min	Max	onit
480 T	TIO Low	$2 \times T_{C} + 2.0$	12.0		11.1	-	10.3	—	9.27	_	ns
481 T	TIO High	$2 \times T_{C} + 2.0$	12.0		11.1		10.3	_	9.27	_	ns
ri a	Synchronous delay time from Timer input rising edge to the external memory address out valid caused by the first interrupt instruction execution	10.25 × T _C + 10.0	61.2 5	_	56.6 4	_	52.7 4	—	47.2 7	_	ns

The maximum frequency of pulses generated by a timer will be defined after device characterization is completed.

 In the timing diagrams below, TIO is drawn using the rising edge as the reference. TIO polarity is programmable in the Timer Control/Status Register (TCSR). Refer to the DSP56321 Reference Manual for details.





2.4.10 Considerations For GPIO Use

The following considerations can be helpful when GPIO is used.

2.4.10.1 GPIO as Output

- The time from fetch of the instruction that changes the GPIO pin to the actual change is seven core clock cycles, if the instruction is a one-cycle instruction and there are no pipeline stalls or any other pipeline delays.
- The maximum rise or fall time of a GPIO pin is 13 ns (TTL levels, assuming that the maximum of 50 pF load limit is met).

2.4.10.2 GPIO as Input

GPIO inputs are not synchronized with the core clock. When only one GPIO bit is polled, this lack of synchronization presents no problem, since the read value can be either the previous value or the new value of the corresponding GPIO pin. However, there is the risk of reading an intermediate state if:

- Two or more GPIO bits are treated as a coupled group (for example, four possible status states encoded in two bits).
- The read operation occurs during a simultaneous change of GPIO pins (for example, the change of 00 to 11 may happen through an intermediate state of 01 or 10).

Therefore, when GPIO bits are read, the recommended practice is to poll continuously until two consecutive read operations have identical results.



2.4.11 JTAG Timing

NI -	Ob any standarding	All freq	uencies	Unit	
No.	Characteristics	Min	Max	Unit	
500	TCK frequency of operation (1/($T_C \times 3$); absolute maximum 22 MHz)	0.0	22.0	MHz	
501	TCK cycle time in Crystal mode	45.0	—	ns	
502	TCK clock pulse width measured at 1.6 V	20.0	_	ns	
503	TCK rise and fall times	0.0	3.0	ns	
504	Boundary scan input data setup time	5.0	_	ns	
505	Boundary scan input data hold time	24.0	—	ns	
506	TCK low to output data valid	0.0	40.0	ns	
507	TCK low to output high impedance	0.0	40.0	ns	
508	TMS, TDI data setup time	5.0	_	ns	
509	TMS, TDI data hold time	25.0	_	ns	
510	TCK low to TDO data valid	0.0	44.0	ns	
511	TCK low to TDO high impedance	0.0	44.0	ns	
512	TRST assert time	100.0	—	ns	
513	TRST setup time to TCK low	40.0	—	ns	

Table 2-14. JTAG Timing



Figure 2-28. Test Clock Input Timing Diagram





Figure 2-29. Boundary Scan (JTAG) Timing Diagram







Figure 2-31. TRST Timing Diagram



2.4.12 OnCE Module TimIng

DE

No.	Characteristics	Expression	All Freq	Unit	
NO.	Characteristics	Expression	Min	Max	Unit
500	TCK frequency of operation (1/(T _C \times 3); maximum 22 MHz)	Max 22.0 MHz	0.0	22.0	MHz
514	DE assertion time in order to enter Debug mode	$1.5 imes T_{C} + 10.0$	20.0	—	ns
515	Response time when DSP56321 is executing NOP instructions from internal memory	5.5 × T _C + 30.0	—	67.0	ns
516	Debug acknowledge assertion time	$3 \times T_{C} + 5.0$	25.0	—	ns
Note:	V_{CCQH} = 3.3 V \pm 0.3 V, V_{CCQL} = 1.6 V \pm 0.1 V; T_J = -40°C to +100 °C,	C _L = 50 pF			

 Table 2-15.
 OnCE Module Timing



Figure 2-32. OnCE—Debug Request



Packaging

This section includes diagrams of the DSP56321 package pin-outs and tables showing how the signals described in **Chapter 1** are allocated for the package. The DSP56321 is available in a 196-pin molded array plastic-ball grid array (MAP-BGA) package.



3.1 Package Description

Top and bottom views of the MAP-BGA packages are shown in Figure 3-1 and Figure 3-2 with their pin-outs.



Figure 3-1. DSP56321 MAP-BGA Package, Top View





Figure 3-2. DSP56321 MAP-BGA Package, Bottom View

Table 3-1.	Signal List by Ball Number
------------	----------------------------

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
A1	Not Connected (NC)	B12	D8	D9	GND
A2	SC11 or PD1	B13	D5	D10	GND
A3	TMS	B14	NC	D11	GND
A4	TDO	C1	SC02 or PC2	D12	D1
A5	MODB/IRQB	C2	STD1 or PD5	D13	D2
A6	D23	C3	тск	D14	V _{CCD}
A7	V _{CCD}	C4	MODA/IRQA	E1	STD0 or PC5
A8	D19	C5	MODC/IRQC	E2	V _{CCS}
A9	D16	C6	D22	E3	SRD0 or PC4
A10	D14	C7	V _{CCQL}	E4	GND
A11	D11	C8	D18	E5	GND
A12	D9	C9	V _{CCD}	E6	GND
A13	D7	C10	D12	E7	GND
A14	NC	C11	V _{CCD}	E8	GND
B1	SRD1 or PD4	C12	D6	E9	GND
B2	SC12 or PD2	C13	D3	E10	GND
B3	TDI	C14	D4	E11	GND
B4	TRST	D1	PINIT/NMI	E12	A17
B5	MODD/IRQD	D2	SC01 or PC1	E13	A16
B6	D21	D3	DE	E14	D0
B7	D20	D4	GND	F1	RXD or PE0
B8	D17	D5	GND	F2	SC10 or PD0
B9	D15	D6	GND	F3	SC00 or PC0
B10	D13	D7	GND	F4	GND
B11	D10	D8	GND	F5	GND



Package Description

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
F6	GND	H3	SCK0 or PC3	J14	А9
F7	GND	H4	GND	K1	V _{CCS}
F8	GND	H5	GND	K2	HREQ/HREQ, HTRQ/HTRQ, or PB14
F9	GND	H6	GND	КЗ	TIO2
F10	GND	H7	GND	K4	GND
F11	GND	H8	GND	K5	GND
F12	V _{CCQH}	H9	GND	K6	GND
F13	A14	H10	GND	K7	GND
F14	A15	H11	GND	K8	GND
G1	SCK1 or PD3	H12	V _{CCA}	K9	GND
G2	SCLK or PE2	H13	A10	K10	GND
G3	TXD or PE1	H14	A11	K11	GND
G4	GND	J1	HACK/HACK, HRRQ/HRRQ, or PB15	K12	V _{CCA}
G5	GND	J2	HRW, HRD/HRD, or PB11	K13	A5
G6	GND	J3	HDS/HDS, HWR/HWR, or PB12	K14	A6
G7	GND	J4	GND	L1	HCS/HCS, HA10, or PB13
G8	GND	J5	GND	L2	TIO1
G9	GND	J6	GND	L3	TIO0
G10	GND	J7	GND	L4	GND
G11	GND	J8	GND	L5	GND
G12	A13	J9	GND	L6	GND
G13	V _{CCQL}	J10	GND	L7	GND
G14	A12	J11	GND	L8	GND
H1	V _{CCQH}	J12	A8	L9	GND
H2	V _{CCQL}	J13	A7	L10	GND

 Table 3-1.
 Signal List by Ball Number (Continued)

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
L11	GND	M13	A1	P1	NC
L12	V _{CCA}	M14	A2	P2	H5, HAD5, or PB5
L13	A3	N1	H6, HAD6, or PB6	P3	H3, HAD3, or PB3
L14	A4	N2	H7, HAD7, or PB7	P4	H1, HAD1, or PB1
M1	HA1, HA8, or PB9	N3	H4, HAD4, or PB4	P5	NC
M2	HA2, HA9, or PB10	N4	H2, HAD2, or PB2	P6	GND
М3	HA0, HAS/HAS, or PB8	N5	RESET	P7	AA2
M4	V _{CCH}	N6	GND	P8	XTAL
M5	H0, HAD0, or PB0	N7	ААЗ	P9	V _{ccc}
M6	V _{CCQL}	N8	NC	P10	TA
M7	V _{CCQH}	N9	V _{CCQL}	P11	BB
M8	EXTAL	N10	Reserved	P12	AA1
M9	Reserved	N11	BR	P13	BG
M10	NC	N12	V _{ccc}	P14	NC
M11	WR	N13	AAO		
M12	RD	N14	AO		
Note:	with dual functionality, such as the M lines during operation. Some signals HAS/HAS. Some connections have for a specific configuration. For exan	IODx/IRQ> have cont two or mor nple, conne	hality. Most connections supply a sing pality. Most connections supply a sing figurable polarity; these names are sh e configurable functions; names assig ection N2 is data line H7 in non-multing the GPIO function is enabled for this	after RESE sown with a gned to the plexed bus	\overline{T} is deasserted but act as interrupt and without overbars, such as se connections indicate the function mode, data/address line HAD7 in

 Table 3-1.
 Signal List by Ball Number (Continued)

GND pins are connected internally in the center of the connection array and act as heat sink for the chip.



Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.
A0	N14	BR	N11	D9	A12
A1	M13	D0	E14	DE	D3
A10	H13	D1	D12	EXTAL	M8
A11	H14	D10	B11	GND	D4
A12	G14	D11	A11	GND	D5
A13	G12	D12	C10	GND	D6
A14	F13	D13	B10	GND	D7
A15	F14	D14	A10	GND	D8
A16	E13	D15	B9	GND	D9
A17	E12	D16	A9	GND	D10
A2	M14	D17	B8	GND	D11
A3	L13	D18	C8	GND	E4
A4	L14	D19	A8	GND	E5
A5	K13	D2	D13	GND	E6
A6	K14	D20	B7	GND	E7
A7	J13	D21	B6	GND	E8
A8	J12	D22	C6	GND	E9
A9	J14	D23	A6	GND	E10
AA0	N13	D3	C13	GND	E11
AA1	P12	D4	C14	GND	F4
AA2	P7	D5	B13	GND	F5
AA3	N7	D6	C12	GND	F6
BB	P11	D7	A13	GND	F7
BG	P13	D8	B12	GND	F8

 Table 3-2.
 Signal List by Signal Name



aging

Table 3-2.	Signal List b	y Signal Name	(Continued)
------------	---------------	---------------	-------------

Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.
GND	F9	GND	K4	HA1	M1
GND	F10	GND	K5	HA10	L1
GND	F11	GND	K6	HA2	M2
GND	G4	GND	K7	HA8	M1
GND	G5	GND	K8	HA9	M2
GND	G6	GND	K9	HACK/HACK	J1
GND	G7	GND	K10	HAD0	M5
GND	G8	GND	K11	HAD1	P4
GND	G9	GND	L4	HAD2	N4
GND	G10	GND	L5	HAD3	P3
GND	G11	GND	L6	HAD4	N3
GND	H4	GND	L7	HAD5	P2
GND	H5	GND	L8	HAD6	N1
GND	H6	GND	L9	HAD7	N2
GND	H7	GND	L10	HAS/HAS	М3
GND	H8	GND	L11	HCS/HCS	L1
GND	H9	GND	N6	HDS/HDS	JЗ
GND	H10	GND	P6	HRD/HRD	J2
GND	H11	H0	M5	HREQ/HREQ	K2
GND	J4	H1	P4	HRRQ/HRRQ	J1
GND	J5	H2	N4	HRW	J2
GND	J6	НЗ	P3	HTRQ/HTRQ	K2
GND	J7	H4	N3	HWR/HWR	J3
GND	J8	H5	P2	IRQA	C4
GND	J9	H6	N2	ĪRQB	A5
GND	J10	H7	N2	IRQC	C5
GND	J11	HAO	М3	IRQD	B5



Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.
MODA	C4	PB4	N3	Reserved	M9
MODB	A5	PB5	P2	Reserved	N10
MODC	C5	PB6	N1	RESET	N5
MODD	B5	PB7	N2	RXD	F1
NC	A1	PB8	М3	SC00	F3
NC	A14	PB9	M1	SC01	D2
NC	B14	PC0	F3	SC02	C1
NC	M10	PC1	D2	SC10	F2
NC	N8	PC2	C1	SC11	A2
NC	P1	PC3	H3	SC12	B2
NC	P5	PC4	E3	SCK0	H3
NC	P14	PC5	E1	SCK1	G1
NMI	D1	PD0	F2	SCLK	G2
PB0	M5	PD1	A2	SRD0	E3
PB1	P4	PD2	B2	SRD1	B1
PB10	M2	PD3	G1	STD0	E1
PB11	J2	PD4	B1	STD1	C2
PB12	J3	PD5	C2	TA	P10
PB13	L1	PE0	F1	ТСК	C3
PB14	K2	PE1	G3	TDI	B3
PB15	J1	PE2	G2	TDO	A4
PB2	N4	PINIT	D1	TIO0	L3
PB3	P3	RD	M12	TIO1	L2

 Table 3-2.
 Signal List by Signal Name (Continued)



Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.
TIO2	K3	V _{CCC}	P9	V _{CCQL}	C7
TMS	A3	V _{CCD}	A7	V _{CCQL}	G13
TRST	B4	V _{CCD}	C9	V _{CCQL}	H2
TXD	G3	V _{CCD}	C11	V _{CCQL}	M6
V _{CCA}	H12	V _{CCD}	D14	V _{CCQL}	N9
V _{CCA}	K12	V _{CCH}	M4	V _{CCS}	E2
V _{CCA}	L12	V _{CCQH}	F12	V _{CCS}	K1
V _{CCC}	N12	V _{CCQH}	H1	WR	M11
		V _{CCQH}	M7	XTAL	P8

Table 3-2. Signal List by Signal Name (Continued)

3.2 MAP-BGA Package Mechanical Drawing



CASE 1128C-01 ISSUE O

DATE 07/28/98

Figure 3-3. DSP56321 Mechanical Information, 196-pin MAP-BGA Package



Design Considerations

This section describes various areas to consider when incorporating the DSP56321 device into a system design.

4.1 Thermal Design Considerations

An estimate of the chip junction temperature, T_J , in $^\circ C$ can be obtained from this equation:

Equation 1:
$$T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

T _A	=	ambient temperature °C
$R_{\theta JA}$	=	package junction-to-ambient thermal resistance $^\circ\text{C/W}$
P _D	=	power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance, as in this equation:

Equation 2:
$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

Where:

$R_{\theta JA}$	=	package junction-to-ambient thermal resistance $^\circ C/W$
$R_{\theta JC}$	=	package junction-to-case thermal resistance °C/W
$R_{\theta CA}$	=	package case-to-ambient thermal resistance °C/W

 $R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board (PCB) or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some 90 percent of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system-level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimates obtained from $R_{\theta JA}$ do not satisfactorily answer whether the thermal performance is adequate, a system-level model may be appropriate.

A complicating factor is the existence of three common ways to determine the junction-to-case thermal resistance in plastic packages.

• To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.

on Considerations

- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to the point at which the leads attach to the case.
- If the temperature of the package case (T_T) is determined by a thermocouple, thermal resistance is computed from the value obtained by the equation $(T_J T_T)/P_D$.

As noted earlier, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable to determine the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, the use of the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will yield an estimate of a junction temperature slightly higher than actual temperature. Hence, the new thermal metric, thermal characterization parameter or Ψ_{JT} , has been defined to be $(T_J - T_T)/P_D$. This value gives a better estimate of the junction temperature in natural convection when the surface temperature of the package is used. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

4.2 Electrical Design Considerations

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{CC}).

Use the following list of recommendations to ensure correct DSP operation.

- Provide a low-impedance path from the board power supply to each V_{CC} pin on the DSP and from the board ground to each GND pin.
- Use at least four 0.01–0.1 μ F bypass capacitors for V_{CCQL} (core) and at least six 0.01–0.1 μ F bypass capacitors for the other V_{CC} (I/O) power connections positioned as closely as possible to the four sides of the package to connect the power sources to GND.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V_{CC} and GND pins are less than 0.5 inch per capacitor lead.
- Use at least a four-layer PCB with two inner layers for V_{CC} and GND.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the IRQA, IRQB, IRQC, IRQD, TA, and BG pins. Maximum PCB trace lengths on the order of 6 inches are recommended.



- Consider all device loads as well as parasitic capacitance due to PCB traces when you calculate capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{CC} and GND circuits.
- All inputs must be terminated (that is, not allowed to float) by CMOS levels except for the three pins with internal pull-up resistors (TRST, TMS, DE).
- The following pins must be asserted during the power-up sequence: $\overline{\text{RESET}}$ and $\overline{\text{TRST}}$. A stable EXTAL signal should be supplied before deassertion of $\overline{\text{RESET}}$. If the V_{CC} reaches the required level before EXTAL is stable or other "required $\overline{\text{RESET}}$ duration" conditions are met (see **Table 2-7**), the device circuitry can be in an uninitialized state that may result in significant power consumption and heat-up. Designs should minimize this condition to the shortest possible duration.
- Ensure that during power-up, and throughout the DSP56321 operation, V_{CCQH} is always higher or equal to the V_{CCQL} voltage level.
- If multiple DSP devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.
- The Port A data bus (D[0–23]), HI08, ESSI0, ESSI1, SCI, and timers all use internal keepers to maintain the last output value even when the internal signal is tri-stated. Typically, no pull-up or pull-down resistors should be used with these signal lines. However, if the DSP is connected to a device that requires pull-up resistors (such as an MPC8260), the recommended resistor value is 10 KΩ or less. If more than one DSP must be connected in parallel to the other device, the pull-up resistor value requirement changes as follows:
 - 2 DSPs = 5 K Ω (mask sets 0K91M and 1K91M)/7 K Ω (mask set 0K93M) or less
 - 3 DSPs = 3 K Ω (mask sets 0K91M and 1K91M)/4 K Ω (mask set 0K93M) or less
 - 4 DSPs = 2 K Ω (mask sets 0K91M and 1K91M)/3 K Ω (mask set 0K93M) or less
 - 5 DSPs = 1.5 K Ω (mask sets 0K91M and 1K91M)/2 K Ω (mask set 0K93M) or less
 - 6 DSPs = 1 K Ω (mask sets 0K91M and 1K91M)/1.5 K Ω (mask set 0K93M) or less
- **Note:** Refer to *EB610/D DSP56321/DSP56321T Power-Up Sequencing Guidelines* for detailed information about minimizing power consumption during startup.

4.3 Power Consumption Considerations

Power dissipation is a key issue in portable DSP applications. Some of the factors affecting current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes.

Current consumption is described by this formula:

Equation 3:
$$I = C \times V \times f$$

Where:

C = node/pin capacitance V = voltage swing f = frequency of node/pin toggle

Example 4-1. Current Consumption

For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, with a 66 MHz clock, toggling at its maximum possible rate (33 MHz), the current consumption is expressed in **Equation 4**.



on Considerations

Equation 4: $I = 50 \times 10^{-12} \times 3.3 \times 33 \times 10^{6} = 5.48 \ mA$

The maximum internal current (I_{CCI} max) value reflects the typical possible switching of the internal buses on bestcase operation conditions—not necessarily a real application case. The typical internal current (I_{CCItyp}) value reflects the average switching of the internal buses on typical operating conditions.

Perform the following steps for applications that require very low current consumption:

- **1.** Set the EBD bit when you are not accessing external memory.
- 2. Minimize external memory accesses, and use internal memory accesses.
- **3.** Minimize the number of pins that are switching.
- 4. Minimize the capacitive load on the pins.
- 5. Connect the unused inputs to pull-up or pull-down resistors.
- 6. Disable unused peripherals.
- 7. Disable unused pin activity (for example, CLKOUT, XTAL).

One way to evaluate power consumption is to use a current-per-MIPS measurement methodology to minimize specific board effects (that is, to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in **Appendix A**. Use the test algorithm, specific test current measurements, and the following equation to derive the current-per-MIPS value.

Equation 5: / MIPS =
$$I$$
/ MHz = $(I_{typF2} - I_{typF1})$ / (F2 - F1)

Where:

uency)
ency lower than F2)

Note: F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

4.4 Input (EXTAL) Jitter Requirements

The allowed jitter on the frequency of EXTAL is 0.5 percent. If the rate of change of the frequency of EXTAL is slow (that is, it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (that is, it does not stay at an extreme value for a long time), then the allowed jitter can be 2 percent. The phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed values.



Power Consumption Benchmark

The following benchmark program evaluates DSP56321 power use in a test situation. It enables the PLL, disables the external clock, and uses repeated multiply-accumulate (MAC) instructions with a set of synthetic DSP application data to emulate intensive sustained DSP operation.

```
*****
      ;**
;*
;*
                                                          *
                 CHECKS Typical Power Consumption
;*
                                                         *
************
     page
           200,55,0,0,0
     nolist
I_VEC EQU $000000; Interrupt vectors for program debug only
START EQU $8000; MAIN (external) program starting address
INT_PROG EQU $100 ; INTERNAL program memory starting address
INT_XDAT EQU $0; INTERNAL X-data memory starting address
INT_YDAT EQU $0; INTERNAL Y-data memory starting address
     INCLUDE "ioequ.asm"
     INCLUDE "intequ.asm"
     list
     org
           P:START
;
     movep #$0243FF,x:M_BCR ; ; BCR: Area 3 = 2 w.s (SRAM)
; Default: 2w.s (SRAM)
;
     movep #$00000F,x:M_PCTL ; XTAL disable
                           ; PLL enable
 Load the program
;
;
     move #INT_PROG,r0
     move #PROG_START,r1
          #(PROG_END-PROG_START), PLOAD_LOOP
     do
     move p:(r1)+,x0
     move
          x0,p:(r0)+
     nop
PLOAD_LOOP
;
; Load the X-data
;
          #INT_XDAT,r0
     move
     move #XDAT_START,r1
          #(XDAT_END-XDAT_START),XLOAD_LOOP
     do
          p:(r1)+,x0
     move
          x0,x:(r0)+
     move
XLOAD_LOOP
```

Pr Consumption Benchmark

```
;
; Load the Y-data
;
              #INT_YDAT,r0
       move
              #YDAT_START,r1
       move
       do
              #(YDAT_END-YDAT_START),YLOAD_LOOP
       move
              p:(r1)+,x0
       move
              x0,y:(r0)+
YLOAD_LOOP
;
       jmp
              INT_PROG
PROG_START
              #$0,r0
      move
       move
              #$0,r4
       move
              #$3f,m0
       move
              #$3f,m4
;
       clr
              а
       clr
              b
       move
              #$0,x0
       move
              #$0,x1
       move
              #$0,y0
       move
              #$0,y1
       bset
              #4,omr
                             ; ebd
;
sbr
       dor
              #60,_end
              x0, y0, ax: (r0) +, x1
       mac
                                    y:(r4)+,y1
       mac
              x1, y1, ax: (r0) +, x0
                                    y:(r4)+,y0
       add
              a,b
       mac
              x0,y0,ax:(r0)+,x1
       mac
              x1,y1,a
                                    y:(r4)+,y0
              b1,x:$ff
       move
_end
       bra
              sbr
       nop
       nop
       nop
       nop
PROG_END
       nop
       nop
XDAT_START
       org
              x:0
;
       dc
              $262EB9
              $86F2FE
       dc
              $E56A5F
       dc
       dc
              $616CAC
       dc
              $8FFD75
       dc
              $9210A
       dc
              $A06D7B
       dc
              $CEA798
       dc
              $8DFBF1
              $A063D6
       dc
              $6C6657
       dc
              $C2A544
       dc
              $A3662D
       dc
       dc
              $A4E762
       dc
              $84F0F3
              $E6F1B0
       dc
```



dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$B3829 \$8B77AE \$63A94F \$EF78DC \$242DE5 \$A3E0BA \$EBAB6B \$8726C8 \$CA361 \$2F6E86 \$A57347 \$4BE774 \$8F349D \$A1ED12 \$4BFCE3 \$EA26E0 \$CD7D99 \$4BA85E \$27A43F \$A8B10C \$D3A55 \$25EC6A \$2A255B \$A5F1F8 \$2426D1 \$AE6536 \$CBBC37 \$6235A4 \$37F0D \$63BEC2 \$A5E4D3 \$8CE810 \$3FF09 \$60E50E \$CFFB2F \$40753C \$8262C5
dc	\$60E50E
dc dc	\$CA641A \$EB3B4B
dc	\$2DA928
dc dc	\$AB6641 \$28A7E6
dc	\$28A7E8 \$4E2127
dc	\$482FD4
dc	\$7257D
dc	\$E53C72
dc dc	\$1A8C3
AC XDAT_END	\$E27540
YDAT_START	
; org dc	y:0 \$5B6DA
dc	\$C3F70B
dc	\$6A39E8
dc	\$81E801
da	CCEEEDE

dc	\$6A39E8
dc	\$81E801
dc	\$C666A6
dc	\$46F8E7
dc	\$AAEC94
dc	\$24233D
dc	\$802732
dc	\$2E3C83
dc	\$A43E00



r Consumption Benchmark

dc	\$C2B639
dc	\$85A47E
dc	\$ABFDDF
dc	\$F3A2C
dc	\$2D7CF5
dc	\$E16A8A
dc	\$ECB8FB
dc	\$4BED18
dc	\$43F371
dc	\$83A556
dc	\$E1E9D7
dc	\$ACA2C4
dc	\$8135AD
dc	\$2CE0E2
dc	\$8F2C73
dc	\$432730
dc	\$A87FA9
dc	\$4A292E
dc	\$A63CCF
dc	\$6BA65C
dc	\$E06D65
dc	\$1AA3A
dc	\$A1B6EB
dc	\$48AC48
dc	\$EF7AE1
dc	\$6E3006
dc	\$62F6C7
dc	\$6064F4
dc	\$87E41D
dc	\$CB2692
dc	\$2C3863
dc	\$C6BC60
dc	\$43A519
dc	\$6139DE
dc	\$ADF7BF
dc	\$4B3E8C
dc	\$6079D5
dc	\$EOF5EA
dc	\$8230DB
dc	\$A3B778
dc	\$2BFE51
dc	\$E0A6B6
dc	\$68FFB7
dc	\$28F324
dc	\$8F2E8D
dc	\$667842
dc	\$83E053
dc	\$A1FD90
dc	\$6B2689
dc	\$85B68E
dc	\$622EAF
dc	\$6162BC
	\$E4A245
dc	ŞE4AZ45
ND	

YDAT_END

```
ioequ ident 1,0
  EQUATES for I/O Port Programming
  ;
  :
  M_HDR EQU $FFFFC9 ; Host port GPIO data Register
M_HDDR EQU $FFFFC8 ; Host port GPIO direction Register
M_PCRC EQU $FFFFBF ; Port C Control Register
M_PRRC EQU $FFFFBE ; Port C Direction Register
M_PCRD EQU $FFFFAF ; Port D Control register
M_PRRD EQU $FFFFAF ; Port D Direction Data Register
M_PDRD EQU $FFFFAF ; Port D Direction Data Register
M_PCRE EQU $FFFFAF ; Port D GPIO Data Register
M_PCRE EQU $FFFF9F ; Port E Control register
M_PRRE EQU $FFFF9F ; Port E Direction Register
M_PDRE EQU $FFFF9F ; Port E Direction Register
M_PDRE EQU $FFFF9D ; Port E Data Register
M_OGDB EQU $FFFFFC ; OnCE GDB Register
           Register Addresses
 ;
 ;------
 ;
          EQUATES for Host Interface
 ;
 ;
  Register Addresses
 ;
 M_HCR EQU $FFFFC2 ; Host Control Register
M_HSR EQU $FFFFC3 ; Host Status Register
M_HPCR EQU $FFFFC4 ; Host Polarity Control Register
M_HBAR EQU $FFFFC5 ; Host Base Address Register
M_HRX EQU $FFFFC6 ; Host Receive Register
M_HTX EQU $FFFFC7 ; Host Transmit Register
 M_HTX EQU $FFFFC7
                                          ; Host Transmit Register
          HCR bits definition
 M_HRIE EQU $0
                                         ; Host Receive interrupts Enable
 M_HTIE EQU $1
                                         ; Host Transmit Interrupt Enable
 M_HCIE EQU $2
                                         ; Host Command Interrupt Enable
 M_HF2 EQU $3
                                         ; Host Flag 2
 M_HF3 EQU $4
                                           ; Host Flag 3
 ; HSR bits definition
 M_HRDF EQU $0
                                          ; Host Receive Data Full
 M_HTDE EQU $1
                                         ; Host Receive Data Empty
 M_HCP EQU $2
                                         ; Host Command Pending
 M_HF0 EQU $3
                                         ; Host Flag 0
 M_HF1 EQU $4
                                          ; Host Flag 1
      HPCR bits definition
 M_HGEN EQU $0
                                          ; Host Port GPIO Enable
                                         ; Host Address 8 Enable
 M_HA8EN EQU $1
 M_HA9EN EQU $2
                                         ; Host Address 9 Enable
 M_HCSEN EQU $3
                                         ; Host Chip Select Enable
 M_HREN EQU $4
                                         ; Host Request Enable
                                         ; Host Acknowledge Enable
 M_HAEN EQU $5
                                           ; Host Enable
 M_HEN EQU $6
```



Pr Consumption Benchmark

M HOD EOU \$8 ; Host Request Open Drain mode , Host Request Open Brain Mode
; Host Data Strobe Polarity
; Host Address Strobe Polarity
; Host Multiplexed bus select
; Host Double/Single Strobe select
; Host Chip Select Polarity
; Host Request Polaritv M_HDSP EQU \$9 M_HASP EQU \$A M_HMUX EQU \$B M_HD_HS EQU \$C M_HCSP EQU \$D ; Host Request Polarity M_HRP EQU \$E M_HAP EQU \$F ; Host Acknowledge Polarity ;-----; EOUATES for Serial Communications Interface (SCI) ; ; M_STXH EQU \$FFFF97 ; SCI Transmit Data Register (high) M_STXM EQU \$FFFF96 ; SCI Transmit Data Register (middle) M_STXL EQU \$FFFF95 ; SCI Transmit Data Register (low) M_SRXH EQU \$FFFF9A ; SCI Receive Data Register (high) M_SRXM EQU \$FFFF99 ; SCI Receive Data Register (middle) M_SRXL EQU \$FFFF98 ; SCI Receive Data Register (low) M_STXA EQU \$FFFF94 ; SCI Receive Data Register (low) M_STXA EQU \$FFFF94 ; SCI Transmit Address Register M_SCR EQU \$FFFF95 ; SCI Control Register M_SCR EQU \$FFFF95 ; SCI Status Register M_SCCR EQU \$FFFF98 ; SCI Clock Control Register ; SCI Control Register ; Register Addresses SCI Control Register Bit Flags ; M_WDS EQU \$7 ; Word Select Mask (WDS0-WDS3) M_WDS0 EQU 0 ; Word Select 0 M_WDS1 EQU 1 ; Word Select 1
; Word Select 2
; SCI Shift Direction
; Send Break
; Wakeup Mode Select
; Receiver Wakeup Enable
; Wired-OR Mode Select
; SCI Receiver Enable
; SCI Transmitter Enable
; Idle Line Interrupt Enable
; SCI Receive Interrupt Enable
; Timer Interrupt Enable ; Word Select 1 M_WDS2 EQU 2 M_SSFTD EQU 3 M_SBK EQU 4 M_WAKE EQU 5 M_RWU EQU 6 M_WOMS EQU 7 M_SCRE EQU 8 M_SCTE EQU 9 M_ILIE EQU 10 M_SCRIE EQU 11 M_SCTIE EQU 12 M_TMIE EQU 13 ; Timer Interrupt Enable M_TIR EQU 14 ; Timer Interrupt Rate M_SCKP EQU 15 ; SCI Clock Polarity M_REIE EQU 16 ; SCI Error Interrupt Enable (REIE) SCI Status Register Bit Flags ; M TRNE EOU 0 ; Transmitter Empty M_TDRE EQU 1 ; Transmit Data Register Empty M_RDRF EQU 2 ; Receive Data Register Full M_IDLE EQU 3 ; Idle Line Flag M_OR EQU 4 ; Overrun Error Flag M_PE EQU 5 ; Parity Error ; Framing Error Flag M_FE EQU 6 M_R8 EQU 7 ; Received Bit 8 (R8) Address ; SCI Clock Control Register



M CD EOU \$FFF ; Clock Divider Mask (CD0-CD11) ; Clock Out Divider M_COD EQU 12 ; Clock Prescaler M_SCP EQU 13 ; Receive Clock Mode Source Bit M_RCM EQU 14 ; Transmit Clock Source Bit M_TCM EQU 15 ;------; EQUATES for Synchronous Serial Interface (SSI) ; Register Addresses Of SSI0 ; Register Addresses Of SSIO M_TX00 EQU \$FFFFBC ; SSIO Transmit Data Register 0 M_TX01 EQU \$FFFFBB ; SSIO Transmit Data Register 1 M_TX02 EQU \$FFFFBA ; SSIO Transmit Data Register 2 M_TSRO EQU \$FFFFB9 ; SSIO Transmit Data Register M_RX0 EQU \$FFFFB8 ; SSIO Transmit Data Register M_SSISRO EQU \$FFFFB7 ; SSIO Receive Data Register M_CRB0 EQU \$FFFFB6 ; SSIO Control Register B M_CRA0 EQU \$FFFFB5 ; SSIO Control Register A M_TSMA0 EQU \$FFFFB3 ; SSIO Transmit Slot Mask Register B M_RSMA0 EQU \$FFFFB2 ; SSIO Receive Slot Mask Register A M_RSMB0 EQU \$FFFFB1 ; SSIO Receive Slot Mask Register B ; Kegister Addresses Of SSI1 M_TX10 EQU \$FFFFAC ; SSI1 Transmit Data Register 0 M_TX11 EQU \$FFFFAB ; SSI1 Transmit Data Register 1 M_TX12 EQU \$FFFFAA ; SSI1 Transmit Data Register 2 M_TSR1 EQU \$FFFFA9 ; SSI1 Time Slot Register M_RX1 EQU \$FFFFA8 ; SSI1 Receive Data Register M_CRB1 EQU \$FFFFA6 ; SSI1 Control Register B M_CRA1 EQU \$FFFFA5 ; SSI1 Control Register A M_TSMA1 EQU \$FFFFA4 ; SSI1 Transmit Slot Mask Register A M_TSMB1 EQU \$FFFFA2 ; SSI1 Receive Slot Mask Register A M_RSMB1 EQU \$FFFFA1 ; SSI1 Receive Slot Mask Register B Register Addresses Of SSI1 SSI Control Register A Bit Flags ; M_PM EQU \$FF ; Prescale Modulus Select Mask (PM0-PM7) M_PSR EQU 11 ; Prescaler Range M_DC EQU \$1F000 ; Frame Rate Divider Control Mask (DC0-DC7) M_ALC EQU 18 ; Alignment Control (ALC) M_WL EQU \$380000 ; Word Length Control Mask (WL0-WL7) M_SSC1 EQU 22 ; Select SC1 as TR #0 drive enable (SSC1) SSI Control Register B Bit Flags ; M OF EOU \$3 ; Serial Output Flag Mask ; Serial Output Flag 0 M_OF0 EQU 0 ; Serial Output Flag 1 M_OF1 EQU 1 M_SCD EQU \$1C , Serial Control Direction Ma ; Serial Control 0 Direction ; Serial Control 1 Direction ; Serial Control 2 Direction ; Clock Source Direction ; Shift Direction ; Serial Control Direction Mask M_SCD0 EQU 2 M_SCD1 EQU 3 M_SCD2 EQU 4 M_SCKD EQU 5 M_SHFD EQU 6 M_FSL EQU \$180 ; Shift Direction ; Frame Sync Length Mask (FSL0-FSL1) ; Frame Sync Length 0 M_FSL0 EQU 7



M_FSL1 EQU 8 ; Frame Sync Length 1 M_FSR EQU 9 ; Frame Sync Relative Timing M_FSP EQU 10 ; Frame Sync Polarity M_CKP EQU 11 ; Clock Polarity M_SYN EQU 12 ; Sync/Async Control M_MOD EQU 13
M_MOD EQU 13
; SSI Mode Select
M_SSTE EQU \$1C000
; SSI Transmit enable Mask
M_SSTE2 EQU 14
; SSI Transmit #2 Enable
M_SSTE1 EQU 15
; SSI Transmit #1 Enable
M_SSTE0 EQU 16
; SSI Transmit #0 Enable
M_SSRE EQU 17
; SSI Receive Enable
M_SSTIE EQU 18
; SSI Transmit Interrupt Enable
M_SSRIE EQU 19
; SSI Receive Interrupt Enable
M_STLIE EQU 20
; SSI Transmit Last Slot Interrup
M_SRLIE EQU 21
; SSI Receive Last Slot Interrup M_MOD EQU 13 ; SSI Mode Select ; SSI Transmit Last Slot Interrupt Enable ; SSI Receive Last Slot Interrupt Enable M_SRLIE EQU 21 M_STEIE EQU 22 ; SSI Transmit Error Interrupt Enable M_SREIE EQU 23 ; SI Receive Error Interrupt Enable SSI Status Register Bit Flags ; M_IF EQU \$3 ; Serial Input Flag Mask M_IF0 EQU 0 ; Serial Input Flag 0 M_IF1 EQU 1 ; Serial Input Flag 1 ; Transmit Frame Sync Flag M_TFS EQU 2 M_RFS EQU 3 ; Receive Frame Sync Flag m tue eou 4 ; Transmitter Underrun Error FLag M_ROE EQU 5 ; Receiver Overrun Error Flag M_TDE EQU 6 ; Transmit Data Register Empty M_RDF EQU 7 ; Receive Data Register Full SSI Transmit Slot Mask Register A ; M_SSTSA EQU \$FFFF ; SSI Transmit Slot Bits Mask A (TS0-TS15) SSI Transmit Slot Mask Register B ; M_SSTSB EQU \$FFFF ; SSI Transmit Slot Bits Mask B (TS16-TS31) SSI Receive Slot Mask Register A ; M_SSRSA EQU \$FFFF ; SSI Receive Slot Bits Mask A (RS0-RS15) SSI Receive Slot Mask Register B ; M_SSRSB EQU \$FFFF ; SSI Receive Slot Bits Mask B (RS16-RS31) ;-----; EQUATES for Exception Processing ; ; ;------Register Addresses ; M_IPRC EQU \$FFFFFF ; Interrupt Priority Register Core ; Interrupt Priority Register Peripheral M_IPRP EQU \$FFFFFE Interrupt Priority Register Core (IPRC) ; M_IAL EQU \$7 ; IRQA Mode Mask


M IALO EOU O ; IRQA Mode Interrupt Priority Level (low) M_IAL1 EQU 1 ; IRQA Mode Interrupt Priority Level (high) ; IRQA Mode Trigger Mode M_IAL2 EQU 2 ; IRQB Mode Mask M_IBL EQU \$38 ; IRQB Mode Interrupt Priority Level (low) M_IBL0 EQU 3 BLUBLJBLJEQUICLEQU \$1C0ICLICLEQU 6ICLIEQU 7ICL2EQU 8IDLEQU 900IDLEQU 10IDL 200EQU 11EQU 400EQU 400EQU 53000EQU 5400EQU 5400EQU 55EQU 5000EQU 5000EQU 5000EQU 515EQU 515EQU 52000EQU 52000EQU 53000EQU 53000EQU 54000EQU 55EQU 5000EQU 5000EQU 5000EQU 5000EQU 5000EQU 5000EQU 5000EQU 5000EQU 50000EQU 500000EQU 500000EQU 500000EQU 5000 ; IRQB Mode Interrupt Priority Level (high) ; IRQB Mode Trigger Mode M_IBL1 EQU 4 M_HPL EQU \$3 ; Host Interrupt Priority Level Mask M_HPL0 EQU 0 ; Host Interrupt Priority Level (low) M_HPL1 EQU 1; Host Interrupt Priority Level (high)M_SOL EQU \$C; SSI0 Interrupt Priority Level MaskM_SOL0 EQU 2; SSI0 Interrupt Priority Level (low)M_SOL1 EQU 3; SSI0 Interrupt Priority Level (high)M_S1L EQU \$30; SSI1 Interrupt Priority Level (MaskM_S1L0 EQU 4; SSI1 Interrupt Priority Level (low)M_S1L1 EQU 5; SSI1 Interrupt Priority Level (low)M_S2L2 EQU \$C0; SCI Interrupt Priority Level (high)M_SCL0 EQU 6; SCI Interrupt Priority Level (low)M_SCL1 EQU 7; SCI Interrupt Priority Level (high)M_T0L EQU \$300; TIMER Interrupt Priority Level MaskM_T0L0 EQU 8; TIMER Interrupt Priority Level (low) M_HPL1 EQU 1 ; Host Interrupt Priority Level (high) M_TOLO EQU 8 ; TIMER Interrupt Priority Level (low) M_TOL1 EQU 9 ; TIMER Interrupt Priority Level (high) ;------; EQUATES for TIMER ; ; Register Addresses Of TIMER0 ; ; Timer 0 Control/Status Register M_TCSR0 EQU \$FFFF8F

r Consumption Benchmark

M_TLR0 EQU \$FFFF8E ; TIMER0 Load Reg M_ILKO EQU ŞFFFF8E M_TCPR0 EQU ŞFFFF8D M_TCR0 EQU ŞFFFF8C ; TIMER0 Compare Register ; TIMER0 Count Register Register Addresses Of TIMER1 ; M_TCSR1 EQU \$FFFF8B; TIMER1 Control/Status ReM_TLR1 EQU \$FFFF8A; TIMER1 Load RegM_TCPR1 EQU \$FFFF89; TIMER1 Compare RegisterM_TCR1 EQU \$FFFF88; TIMER1 Count Register ; TIMER1 Control/Status Register Register Addresses Of TIMER2 ; M_TCSR2 EQU \$FFFF87; TIMER2 Control/Status RegisterM_TLR2 EQU \$FFFF86; TIMER2 Load RegM_TCPR2 EQU \$FFFF85; TIMER2 Compare RegisterM_TCR2 EQU \$FFFF84; TIMER2 Count RegisterM_TPLR EQU \$FFFF83; TIMER Prescaler Load RegisterM_TPCR EQU \$FFFF82; TIMER Prescalar Count Register : Timer Control/Status Register Bit Flags M_TE EQU 0 M_TOIE EQU 1 M_TCIE EQU 2 M_TC EQU \$F0 M_INV EQU 8 M_TRM EQU 9 M_DIR EQU 11 M_DI EQU 12 M_DO EQU 13 M_PCE EQU 15 M_TOF EQU 20 M TCF EOU 21 M TE EOU O ; Timer Enable ; Timer Overflow Interrupt Enable ; Timer Compare Interrupt Enable ; Timer Control Mask (TC0-TC3) ; Inverter Bit ; Timer Restart Mode ; Direction Bit ; Data Input ; Data Output ; Prescaled Clock Enable ; Timer Overflow Flag M_TCF EQU 21 ; Timer Compare Flag ; Timer Prescaler Register Bit Flags M_PS EQU \$600000 ; Prescaler Source Mask M_PS0 EQU 21 M_PS1 EQU 22 ; Timer Control Bits M_TC0 EQU 4 M_TC1 EQU 5 ; Timer Control 0 M_TC1 EQU 5 M_TC2 EQU 6 ; Timer Control 1 ; Timer Control 2 M_TC3 EQU 7 ; Timer Control 3 ;-----; EQUATES for Direct Memory Access (DMA) ; ; ;------Register Addresses Of DMA M_DSTR EQU FFFF4 ; DMA Status Register M_DOR0 EQU \$FFFFF3 ; DMA Offset Register 0 M_DOR1 EQU \$FFFFF2 ; DMA Offset Register 1 M_DOR2 EQU \$FFFFF1 ; DMA Offset Register 2 M_DOR3 EQU \$FFFFF0 ; DMA Offset Register 3



```
;
           Register Addresses Of DMA0
M_DDR0 EQU $FFFFEF ; DMA0 Source Address Register

M_DDR0 EQU $FFFFEE ; DMA0 Destination Address Register

M_DC00 EQU $FFFFED ; DMA0 Counter

M_DCR0 EQU $FFFFEC ; DMA0 Control Porist
           Register Addresses Of DMA1
 ;
 M DSR1 EOU $FFFFEB
                                             ; DMA1 Source Address Register
 M_DSR1 EQU $FFFFEB
M_DDR1 EQU $FFFFEA
M_DCO1 EQU $FFFFE9
M_DCR1 EQU $FFFFE8
                                             ; DMA1 Destination Address Register
                                             ; DMA1 Counter
                                              ; DMA1 Control Register
      Register Addresses Of DMA2
 ;
M_DSR2EQU$FFFFE7; DMA2Source Address RegisterM_DDR2EQU$FFFFE6; DMA2Destination Address RegisterM_DC02EQU$FFFFE5; DMA2CounterM_DCR2EQU$FFFFE4; DMA2Control
 :
           Register Addresses Of DMA4
 M_DSR3 EQU $FFFFE3
M_DDR3 EQU $FFFFE2
M_DCO3 EQU $FFFFE1
M_DCR3 EQU $FFFFE0
                                             ; DMA3 Source Address Register
                                             ; DMA3 Destination Address Register
                                             ; DMA3 Counter
                                             ; DMA3 Control Register
         Register Addresses Of DMA4
 ;
 M_DSR4 EQU $FFFFDF
                                             ; DMA4 Source Address Register
M_DDR4 EQU $FFFFDE
M_DC04 EQU $FFFFDD
M_DCR4 EQU $FFFFDD
                                             ; DMA4 Destination Address Register
                                             ; DMA4 Counter
                                             ; DMA4 Control Register
 ;
         Register Addresses Of DMA5
M_DSR5 EQU $FFFFDB; DMA5 Source Address RegisterM_DDR5 EQU $FFFFDA; DMA5 Destination Address RegisterM_DC05 EQU $FFFFD9; DMA5 CounterM_DCR5 EQU $FFFFD8· DMA5 Counter
        DMA Control Register
 ;
M_DSS EQU $3
M_DSS0 EQU 0
M_DSS1 EQU 1
M_DDS EQU $C
M_DDS0 EQU 2
M_DDS1 EQU 3
M_DAM EQU $3f0
M_DAM0 EQU 4
M_DAM1 EQU 5
M_DAM2 EQU 6
M_DAM3 EQU 7
M_DAM4 EQU 8
M_DAM5 EQU 9
M_D3D EQU 10
M_DRS EQU $F800
M_DCON EQU 16
M_DPR EQU $60000
 M_DSS EQU $3
                                             ; DMA Source Space Mask (DSS0-Dss1)
                                             ; DMA Source Memory space 0
                                             ; DMA Source Memory space 1
                                             ; DMA Destination Space Mask (DDS-DDS1)
                                             ; DMA Destination Memory Space 0
                                             ; DMA Destination Memory Space 1
                                             ; DMA Address Mode Mask (DAM5-DAM0)
                                             ; DMA Address Mode 0
                                             ; DMA Address Mode 1
                                             ; DMA Address Mode 2
                                             ; DMA Address Mode 3
                                             ; DMA Address Mode 4
                                             ; DMA Address Mode 5
                                             ; DMA Three Dimensional Mode
                                           ; DMA Request Source Mask (DRS0-DRS4)
; DMA Continuous Mode
                                              ; DMA Channel Priority
```



Pr Consumption Benchmark

```
M DPR0 EOU 17
                                     ; DMA Channel Priority Level (low)
                                     ; DMA Channel Priority Level (high)
M_DPR1 EQU 18
M_DTM EQU $380000
                                   ; DMA Transfer Mode Mask (DTM2-DTM0)
                                    ; DMA Transfer Mode 0
M_DTM0 EQU 19
                                    ; DMA Transfer Mode 1
M_DTM1 EQU 20
M_DTM2 EQU 21
                                     ; DMA Transfer Mode 2
M DIE EOU 22
                                     ; DMA Interrupt Enable bit
M_DE EQU 23
                                     ; DMA Channel Enable bit
         DMA Status Register
;
M DTD EOU $3F
                                    ; Channel Transfer Done Status MASK (DTD0-DTD5)
                                    ; DMA Channel Transfer Done Status 0
M DTDO EOU O
                                    ; DMA Channel Transfer Done Status 1
M DTD1 EOU 1
M_DTD2 EQU 2
                                   ; DMA Channel Transfer Done Status 2
M_DTD3 EQU 3
                                   ; DMA Channel Transfer Done Status 3
                                   ; DMA Channel Transfer Done Status 4
M_DTD4 EQU 4
                                   ; DMA Channel Transfer Done Status 5
; DMA Active State
M_DTD5 EQU 5
M_DACT EQU 8
M_DCH EQU $E00
                                   ; DMA Active Channel Mask (DCH0-DCH2)
M_DCH0 EQU 9
                                   ; DMA Active Channel 0
                                    ; DMA Active Channel 1
M_DCH1 EQU 10
M_DCH2 EQU 11
                                     ; DMA Active Channel 2
;-----
;
         EQUATES for Enhanced Filter Co-Processor (EFCOP)
;
;
;------
M_FDIREQU$FFFFB0; EFCOP Data Input RegisterM_FDOREQU$FFFFB1; EFCOP Data Output RegisterM_FKIREQU$FFFFB2; EFCOP K-Constant RegisterM_FCNTEQU$FFFFB3; EFCOP Filter CounterM_FCSREQU$FFFFB4; EFCOP Control Status RegisterM_FACREQU$FFFFB5; EFCOP ALU Control RegisterM_FDBAEQU$FFFFB6; EFCOP Data Base AddressM_FCBAEQU$FFFFB7; EFCOP Coefficient Base AddressM_FDCHEQU$FFFFB8; EFCOP Decimation/Channel Register
;------
;
        EQUATES for Phase Locked Loop (PLL)
;
;------
        Register Addresses Of PLL
;
                 $FFFFD0
M_DMFR EQU
M_DPSC EQU
                  $FFFFD0
M_PCTL EQU
                   $FFFFD1
                                 ; PLL Control Register
       PLL Control Register
;
                 $F

        M_MFI
        EQU
        $F

        M_MFN
        EQU
        $7F0

        M_MFD
        EQU
        $3F800

        M_PDF
        EQU
        $3C0000

M MFI
         EQU
                                   ; Multiplication Factor Intager Bits Mask (MFI0-MFI3)
                                  ; Multiplication Factor Bits Mask (MFN0-MFN6)
; Multiplication Factor Bits Mask (MFD0-MFD6)
                                   ; PreDivider Factor Bits Mask (PD0-PD3)
M_CPLM EQU 22
                                     ;
                23
M_MFO EQU
                                    ;
        EQU $70
M_CDF
                                     ; Division Factor Bits Mask (DF0-DF2)
```



M PCOD EOU 0 ; PLL Clock Output Disable Bit M_PSTP EQU 1 M_XTLD EQU 2 ; STOP Processing State Bit ; XTAL Disable Bit M_PEN 3 ; PLL Enable Bit EQU ; EQUATES for BIU ; ; Register Addresses Of BIU ; M_BCR EQU \$FFFFFB ; Bus Control Register M_DCR EQU \$FFFFFA ; DRAM Control Register M_DCR EQU \$FFFFFA M_AAR0 EQU \$FFFFF9 ; DRAM CONTION REGISTER ; Address Attribute Register 0 ; Address Attribute Register 1 ; Address Attribute Register 2 ; Address Attribute Register 3 M_AAR1 EQU \$FFFFF8 M_AAR2 EQU \$FFFFF7 M_AAR3 EQU \$FFFFF6 M_IDR EQU \$FFFFF5 ; ID Register : Bus Control Register M_BAOW EQU \$1F ; Area 0 Wait Control Mask (BA0W0-BA0W4) M_BA1W EQU \$3E0 M_BA2W EQU \$1C00 M BA3W EQU \$E000 ; Area 1 Wait Control Mask (BA1W0-BA14) ; Area 2 Wait Control Mask (BA2W0-BA2W2) M_BA3W EQU \$E000 ; Area 3 Wait Control Mask (BA3W0-BA3W3) M_BDFW EQU \$1F0000 ; Default Area Wait Control Mask (BDFW0-BDFW4) M_BBS EQU 21 ; Bus State M_BLH EQU 22 ; Bus Lock Hold M_BRH EQU 23 ; Bus Request Hold DRAM Control Register ; M_BCW EQU \$3 ; In Page Wait States Bits Mask (BCW0-BCW1) M_BRW EQU \$C ; Out Of Page Wait States Bits Mask (BRW0-BRW1) ; DRAM Page Size Bits Mask (BPS0-BPS1) M_BPS EQU \$300 M_BPLE EQU 11 ; Page Logic Enable M_BME EQU 12 ; Mastership Enable M_BRE EQU 13 ; Refresh Enable M_BSTR EQU 14 ; Software Triggered Refresh M_BSTR EQU \$7F8000 M_BRF EQU \$7F8000 ; Refresh Rate Bits Mask (BRF0-BRF7) M_BRP EQU 23 ; Refresh prescaler Address Attribute Registers ; M_BAT EQU \$3 ; Ext. Access Type and Pin Def. Bits Mask (BAT0-BAT1) M_BAAP EQU 2 ; Address Attribute Pin Polarity M_BPEN EQU 3 ; Program Space Enable M_BXEN EQU 4 ; X Data Space Enable M_BYEN EQU 5 ; Y Data Space Enable M_BAM EQU 6 ; Address Muxing M_BPAC EQU 7 ; Packing Enable ; Number of Address Bits to Compare Mask (BNC0-BNC3) M_BNC EQU \$F00 M_BAC EQU \$FFF000 ; Address to Compare Bits Mask (BAC0-BAC11) control and status bits in SR ; M_CP EQU \$c00000 ; mask for CORE-DMA priority bits in SR M_CA EQU 0 ; Carry M_V EQU 1 ; Overflow



Pr Consumption Benchmark

M Z EOU 2 ; Zero M_N EQU 3 ; Negative M_U EQU 4 ; Unnormalized M_E EQU 5 ; Extension M_L EQU 6 ; Limit M_S EQU 7 ; Scaling Bit M IO EOU 8 ; Interupt Mask Bit 0 M I1 EOU 9 ; Interupt Mask Bit 1 M_S0 EQU 10 ; Scaling Mode Bit 0 ; Scaling Mode Bit 1 M_S1 EQU 11 M SC EOU 13 ; Sixteen_Bit Compatibility M DM EOU 14 ; Double Precision Multiply M LF EOU 15 ; DO-Loop Flag M FV EOU 16 ; DO-Forever Flag M_SA EQU 17 ; Sixteen-Bit Arithmetic M_CE EQU 19 ; Instruction Cache Enable M_SM EQU 20 ; Arithmetic Saturation M_RM EQU 21 ; Rounding Mode M_CP0 EQU 22 ; bit 0 of priority bits in SR M_CP1 EQU 23 ; bit 1 of priority bits in SR control and status bits in OMR M_CDP EQU \$300; mask for CORE-DMA priority bits in OMR M_MA equ0 ; Operating Mode A M_MB equ1 ; Operating Mode B M_MC equ2 ; Operating Mode C M_MD equ3 ; Operating Mode D M_EBD EQU 4 ; External Bus Disable bit in OMR M_SD EQU 6 ; Stop Delay M_MS EQU 7 ; Memory Switch bit in OMR M_CDP0 EQU 8 ; bit 0 of priority bits in OMR M_CDP1 EQU 9 ; bit 1 of priority bits in OMR M_BEN EQU 10 ; Burst Enable M_TAS EQU 11 ; TA Synchronize Select M_BRT EQU 12 ; Bus Release Timing M_ATE EQU 15 ; Address Tracing Enable bit in OMR. M_XYS EQU 16 ; Stack Extension space select bit in OMR. ; Extensed stack UNderflow flag in OMR. M_EUN EQU 17 M_EOV EQU 18 ; Extended stack OVerflow flag in OMR. M_WRP EQU 19 ; Extended WRaP flag in OMR. M_SEN EQU 20 ; Stack Extension Enable bit in OMR.



; Non-Maskable interrupts •_____ ; Hardware RESET I_RESET EQU I_VEC+\$00 I STACK EQU I_VEC+\$02 ; Stack Error ; Illegal Instruction I_ILL EQU I_VEC+\$04 I_DBG EQU I_VEC+\$06 ; Debug Request ; Trap I_TRAP EQU I_VEC+\$08 I_NMI EQU I_VEC+\$0A ; Non Maskable Interrupt :-----; Interrupt Request Pins ;------; IRQA I_IRQA EQU I_VEC+\$10 I_IRQB EQU I_VEC+\$12 ; IRQB I_IRQC EQU I_VEC+\$14 ; IRQC I_IRQD EQU I_VEC+\$16 ; IRQD ;------; DMA Interrupts ; DMA Channel 0 I_DMA0 EQU I_VEC+\$18 I_DMA1 EQU I_VEC+\$1A ; DMA Channel 1 I_DMA2 EQU I_VEC+\$1C ; DMA Channel 2 I_DMA3 EQU I_VEC+\$1E I_DMA4 EQU I_VEC+\$20 ; DMA Channel 3 ; DMA Channel 4 I_DMA5 EQU I_VEC+\$22 ; DMA Channel 5 ;------; Timer Interrupts ; TIMER 0 compare I_TIMOC EQU I_VEC+\$24 ; TIMER 0 overflow I_TIM1C EQU I_VEC+\$28 ; TIMER 1 compare I_TIM10F EQU I_VEC+\$2A ; TIMER 1 overflow I_TIM2C EQU I_VEC+\$2C ; TIMER 2 compare I_TIM2OF EQU I_VEC+\$2E ; TIMER 2 overflow ; ESSI Interrupts ;------I_SIORD EQU I_VEC+\$30 ; ESSI0 Receive Data I_SIORDE EQU I_VEC+\$32 I_SIORLS EQU I_VEC+\$34 ; ESSI0 Receive Data w/ exception Status ; ESSI0 Receive last slot I_SIOTD EQU I_VEC+\$36 ; ESSIO Transmit data I_SIOTDE EQU I_VEC+\$38 ; ESSI0 Transmit Data w/ exception Status I_SIOTLS EQU I_VEC+\$3A ; ESSI0 Transmit last slot ; ESSI1 Receive Data I_SI1RD EQU I_VEC+\$40 ; ESSI1 Receive Data w/ exception Status I_SI1RDE EQU I_VEC+\$42 ; ESSI1 Receive last slot I_SI1TD EQU I_VEC+\$46 ; ESSI1 Transmit data ; ESSI1 Transmit Data w/ exception Status I_SI1TDE EQU I_VEC+\$48 I_SI1TLS EQU I_VEC+\$4A ; ESSI1 Transmit last slot ;------; SCI Interrupts I_SCIRD EQU I_VEC+\$50 ; SCI Receive Data I_SCIRDE EQU I_VEC+\$52 I_SCITD EQU I_VEC+\$54 I_SCIIL EQU I_VEC+\$56 ; SCI Receive Data With Exception Status ; SCI Transmit Data ; SCI Idle Line I_SCITM EQU I_VEC+\$58 ; SCI Timer



;; HOST Interrupts	
I_HRDF EQU I_VEC+\$60 I_HTDE EQU I_VEC+\$62 I_HC EQU I_VEC+\$64	; Host Receive Data Full ; Host Transmit Data Empty ; Default Host Command
; EFCOP Filter Interrupts	
I_FDIIE EQU I_VEC+\$68 I_FDOIE EQU I_VEC+\$6A	; EFilter input buffer empty ; EFilter output buffer full
; INTERRUPT ENDING ADDRESS	
, I_INTEND EQU I_VEC+\$FF	; last address of interrupt vector space









Ordering Information

Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order.

Part	Supply Voltage	Package Type	Pin Count	Core Frequency (MHz)	Solder Spheres	Order Number
DSP56321 1.6 V core Molded Array Process-Ball Grid 3.3 V I/O Array (MAP-BGA)		-	196	200	Lead-free	DSP56321VL200
	Array (MAP-BGA)			Lead-bearing	DSP56321VF200	
		220	Lead-free	DSP56321VL220		
				Lead-bearing	DSP56321VF220	
			240	Lead-free	DSP56321VL240	
				Lead-bearing	DSP56321VF240	
			275	Lead-free	DSP56321VL275	
					Lead-bearing	DSP56321VF275

How to Reach Us:

Home Page: www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations not listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GMBH Technical Information Center Schatzbogen 7 81829 München, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T. Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Order No.: DSP56321 Rev. 11 2/2005 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2001, 2005.

