

High-speed Reed-Solomon IP Core User Guide

Updated for Intel[®] Quartus[®] Prime Design Suite: **17.1**





1. About the High-speed Reed-Solomon IP Core	
1.1. Reed-Solomon II versus High-Speed Reed Solomon Intel FPGA IP	
1.3. High-Speed Reed-Solomon IP Device Family Support	
1.4. DSP IP Core Verification 5 1.5. High-speed Reed-Solomon IP Core Release Information 5 1.6. High-speed Reed-Solomon IP Core Performance and Resource Utilization 5	
2. High-speed Reed-Solomon IP Core Getting Started	
 2.1. Installing and Licensing Intel FPGA IP Cores	
Behavior	
2.2. IP Catalog and Parameter Editor12	
2.3. Generating IP Cores (Intel Quartus Prime Pro Edition)14	
2.3.1. IP Core Generation Output (Intel Quartus Prime Pro Edition)15	
2.4. Simulating Intel FPGA IP Cores18	
3. High-speed Reed-Solomon IP Core Functional Description	
3.1. High-Speed Reed-Solomon Architecture19	
3.1.1. High-Speed Reed-Solomon Encoder19	
3.1.2. High-Speed Reed-Solomon Decoder 21	
3.2. High-Speed Reed-Solomon IP Core Parameters23	
3.3. High-speed Reed-Solomon IP Core Interfaces and Signals	
3.3.1. High-speed Reed-Solomon IP Core Signals	
4. High-speed Reed-Solomon IP Core User Guide Document Revision History	



1. About the High-speed Reed-Solomon IP Core

The High-speed Reed-Solomon Intel[®] FPGA IP uses a highly parallel architecture for large applications that require throughput of 100 Gbps and greater. The IP core is suitable for 10G (such as optical transport networks (OTN)) or 100G Ethernet (IEEE 802.3bj/bm) applications.

Related Information

- Introduction to Intel FPGA IP Cores Provides general information about all Intel FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.
- Creating Version-Independent IP and Qsys Simulation Scripts
 Create simulation scripts that do not require manual updates for software or IP version upgrades.
- Project Management Best Practices Guidelines for efficient management and portability of your project and IP files.
- Reed-Solomon II IP Core User Guide The Reed-Solomon II IP core is highly parameterizable for low throughput applications.

1.1. Reed-Solomon II versus High-Speed Reed Solomon Intel FPGA IP

The two Reed-Solomon Intel FPGA IP offer different features.

Table 1. Reed-Solomon Intel FPGA IP Comparison

Feature	High-Speed Reed-Solomon	Reed-Solomon II
Erasures	No	Yes
Variable decoding	No	Yes
Speed (Gbps)	400	5

1.2. High-speed Reed-Solomon IP Core Features

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.







- High-performance greater than 100 Gbps encoder or decoder for error detection and correction:
 - Fully parameterizable:
 - Number of bits per symbol
 - Number of symbols per codeword
 - Number of check symbols per codeword
 - Field polynomial
- Multichannels and backpressure for decoders
- Fracturable decoder that supports 100 Gbps Ethernet (GbE), 2 x 50 GbE, and 4 x 25 GbE
- Avalon[®] Streaming (Avalon-ST) interfaces
- Testbenches to verify the IP core
- IP functional simulation models for use in Intel-supported VHDL and Verilog HDL simulators

1.3. High-Speed Reed-Solomon IP Device Family Support

Intel offers the following device support levels for Intel FPGA IP cores:

- Advance support—the IP core is available for simulation and compilation for this device family. FPGA programming file (.pof) support is not available for Quartus Prime Pro Stratix 10 Edition Beta software and as such IP timing closure cannot be guaranteed. Timing models include initial engineering estimates of delays based on early post-layout information. The timing models are subject to change as silicon testing improves the correlation between the actual silicon and the timing models. You can use this IP core for system architecture and resource utilization studies, simulation, pinout, system latency assessments, basic timing assessments (pipeline budgeting), and I/O transfer strategy (data-path width, burst depth, I/O standards tradeoffs).
- Preliminary support—Intel verifies the IP core with preliminary timing models for this device family. The IP core meets all functional requirements, but might still be undergoing timing analysis for the device family. You can use it in production designs with caution.
- Final support—Intelverifies the IP core with final timing models for this device family. The IP core meets all functional and timing requirements for the device family. You can use it in production designs.

Device Family	Support
Arria [®] II GX	Final
Arria II GZ	Final
Arria V	Final
Intel Arria 10	Final
Cyclone [®] IV	Final
Cyclone V	Final
	continued



Device Family	Support
Intel Cyclone 10 GX	Preliminary
Intel MAX [®] 10 FPGA	Final
Stratix [®] IV GT	Final
Stratix IV GX/E	Final
Stratix V	Final
Intel Stratix 10	Advance
Other device families	No support

1.4. DSP IP Core Verification

Before releasing a version of an IP core, Intel runs comprehensive regression tests to verify its quality and correctness. Intel generates custom variations of the IP core to exercise the various parameter options and thoroughly simulates the resulting simulation models with the results verified against master simulation models.

1.5. High-speed Reed-Solomon IP Core Release Information

You need the release information when licensing the IP core.

Table 3.Release Information

Item	Description
Version	17.1
Release Date	November 2017
Ordering Code	IP-RSCODEC-HS (IPR-RSCODEC-HS)

Intel verifies that the current version of the Quartus Prime software compiles the previous version of each IP core. Intel does not verify that the Quartus Prime software compiles IP core versions older than the previous version. The *Intel FPGA IP Release Notes* lists any exceptions.

Related Information

- Intel FPGA IP Release Notes
- Errata for Reed-Solomon IP core in the Knowledge Base

1.6. High-speed Reed-Solomon IP Core Performance and Resource Utilization

The parameters you chose affect the performacen and resource utilization.



Decoder

Table 4. Performance and Resource Utilization for Arria 10 Devices

Typical expected performance using the Quartus Prime software with with Arria 10 (10AX115R4F40I3SG) devices for RS(n,k) where n is the codeword length and k the number of information symbols. The M20K numbers in brackets indicate the M20K usage when you turn on **True-dual port ROM**.

Parameters		ALM	Memory M20K	fMAX (MHz)		
RS Code	Parallelism (P)	Latency	Favor ROM			
(255,239)	15	91	No	5092	3	351
			Yes	4545	20 (12)	335
		132	No	5160	3	444
			Yes	4583	20 (12)	439
(528,514)	32	87	No	15,127	8	412
			Yes	8,418	44 (25)	361
		115	No	15,053	8	429
			Yes	8,467	44 (25)	431
(528,514)	16	99	No	8282	4	377
			Yes	4665	21 (13)	374
		127	No	8225	4	429
			Yes	4712	21 (13)	448
(528,514)	8	132	No	5192	2	352
			Yes	3313	11 (4)	375
		160	No	5174	2	473
			Yes	3273	11 (4)	461
(544,514)	136	134	No	96,606	34	321
			Yes	70257	185 (110)	317
		194	No	95,982	34	340
			Yes	70527	185 (110)	330
(544,514)	34	151	No	28335	9	345
			Yes	21058	45 (28)	330
		211	No	28044	9	394
			Yes	21018	45 (28)	380



Table 5.Performance and Resource Utilization for Arria 10 Devices (Fracturable IP
Core)

Typical expected performance using the Quartus Prime software with with Arria 10 (10AX115R4F40I3SG) and (10AX115R2F40I1SG) devices for RS(n,k) where n is the codeword length and k the number of information symbols.

Paran	Parameters		Memory M20K	fMAX	(MHz)
RS Code	Latency			I1	13
(528,514)	112	10,834	24	401	336
	128	10,910	24	460	384
	164	10,812	25	440	363
	196	11,029	25	451	396

Table 6. Performance and Resource Utilization for Stratix V Devices

Typical expected performance using the Quartus Prime software with Stratix V (5SGXEA7H3F35C3) devices for RS(n,k) where *n* is the codeword length and *k* the number of information symbols.. The M20K numbers in brackets indicate the M20K usage when you turn on **True-dual port ROM**.

Parameters			ALM	Memory M20K	fMAX (MHz)	
RS Code	Parallelism (P)	Latency	Favor ROM			
(255,239)	15	91	No	4894	3	351
			Yes	4426	20	335
		123	No	5077	3	444
			Yes	4354	20	439
(528,514)	32	87	No	14,948	8	390
			Yes	8,418	44 (25)	361
		115	No	14,916	8	437
			Yes	7,735	44 (25)	394
(528,514)	16	99	No	8126	4	377
			Yes	4493	21 (13)	374
		127	No	8060	4	429
			Yes	4523	21 (13)	448
(528,514)	8	132	No	5174	2	352
			Yes	3303	11 (4)	375
		160	No	5191	2	473
			Yes	3244	11 (4)	461
(544,514)	32	146	No	27090	8	286
			Yes	19801	44	280
		206	No	26724	8	365
			Yes	19463	44	357



Encoder

Table 7. Performance and Resource Utilization for Arria 10 Devices

Typical expected performance using the Quartus Prime software with with Arria 10 (10AX115R4F40I3SG) devices.

	Parameters	ALM	fMAX (MHz)
RS Code	Parallelism (P)		
(255,239)	15	1,500	541
(528,514)	132	12,346	327
	33	4,003	430
	16	2,666	484
	8	2,104	498
(544,514)	136	25,750	309
	32	9,824	381

Table 8. Performance and Resource Utilization for Stratix V Devices

Typical expected performance using the Quartus Prime software with Stratix V (5SGXEA7H3F35C3) devices.

	Parameters	ALM	fMAX (MHz)
RS Code	Parallelism (P)		
(255,239)	15	2,095	546
(528,514)	132	11677	307
	33	3917	416
	16	2633	473
	8	2004	462
(544,514)	136	23819	306
	32	9343	369



2. High-speed Reed-Solomon IP Core Getting Started

2.1. Installing and Licensing Intel FPGA IP Cores

The Intel Quartus[®] Prime software installation includes the Intel FPGA IP library. This library provides many useful IP cores for your production use without the need for an additional license. Some Intel FPGA IP cores require purchase of a separate license for production use. The Intel FPGA IP Evaluation Mode allows you to evaluate these licensed Intel FPGA IP cores in simulation and hardware, before deciding to purchase a full production IP core license. You only need to purchase a full production license for licensed Intel IP cores after you complete hardware testing and are ready to use the IP in production.

The Intel Quartus Prime software installs IP cores in the following locations by default:

Figure 1. IP Core Installation Path

🔁 intelFPGA(_pro)

quartus - Contains the Intel Quartus Prime software

ip - Contains the Intel FPGA IP library and third-party IP cores

altera - Contains the Intel FPGA IP library source code

- -
- Contains the Intel FPGA IP source files

Table 9. IP Core Installation Locations

Location	Software	Platform
<pre><drive>:\intelFPGA_pro\quartus\ip\altera</drive></pre>	Intel Quartus Prime Pro Edition	Windows*
<pre><drive>:\intelFPGA\quartus\ip\altera</drive></pre>	Intel Quartus Prime Standard Edition	Windows
<pre><home directory="">:/intelFPGA_pro/quartus/ip/altera</home></pre>	Intel Quartus Prime Pro Edition	Linux*
<home directory="">:/intelFPGA/quartus/ip/altera</home>	Intel Quartus Prime Standard Edition	Linux

2.1.1. Intel FPGA IP Evaluation Mode

The free Intel FPGA IP Evaluation Mode allows you to evaluate licensed Intel FPGA IP cores in simulation and hardware before purchase. Intel FPGA IP Evaluation Mode supports the following evaluations without additional license:

- Simulate the behavior of a licensed Intel FPGA IP core in your system.
- Verify the functionality, size, and speed of the IP core quickly and easily.
- Generate time-limited device programming files for designs that include IP cores.
- Program a device with your IP core and verify your design in hardware.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Intel FPGA IP Evaluation Mode supports the following operation modes:

- Tethered—Allows running the design containing the licensed Intel FPGA IP indefinitely with a connection between your board and the host computer. Tethered mode requires a serial joint test action group (JTAG) cable connected between the JTAG port on your board and the host computer, which is running the Intel Quartus Prime Programmer for the duration of the hardware evaluation period. The Programmer only requires a minimum installation of the Intel Quartus Prime software, and requires no Intel Quartus Prime license. The host computer controls the evaluation time by sending a periodic signal to the device via the JTAG port. If all licensed IP cores in the design support tethered mode, the evaluation time runs until any IP core evaluation expires. If all of the IP cores support unlimited evaluation time, the device does not time-out.
- Untethered—Allows running the design containing the licensed IP for a limited time. The IP core reverts to untethered mode if the device disconnects from the host computer running the Intel Quartus Prime software. The IP core also reverts to untethered mode if any other licensed IP core in the design does not support tethered mode.

When the evaluation time expires for any licensed Intel FPGA IP in the design, the design stops functioning. All IP cores that use the Intel FPGA IP Evaluation Mode time out simultaneously when any IP core in the design times out. When the evaluation time expires, you must reprogram the FPGA device before continuing hardware verification. To extend use of the IP core for production, purchase a full production license for the IP core.



Figure 2. Intel FPGA IP Evaluation Mode Flow



Note: Refer to each IP core's user guide for parameterization steps and implementation details.

Intel licenses IP cores on a per-seat, perpetual basis. The license fee includes firstyear maintenance and support. You must renew the maintenance contract to receive updates, bug fixes, and technical support beyond the first year. You must purchase a full production license for Intel FPGA IP cores that require a production license, before generating programming files that you may use for an unlimited time. During Intel FPGA IP Evaluation Mode, the Compiler only generates a time-limited device programming file (*<project name>_time_limited.sof*) that expires at the time limit. To obtain your production license keys, visit the Self-Service Licensing Center or contact your local Intel FPGA representative.

The Intel FPGA Software License Agreements govern the installation and use of licensed IP cores, the Intel Quartus Prime design software, and all unlicensed IP cores.



Related Information

- Intel Quartus Prime Licensing Site
- Intel FPGA Software Installation and Licensing

2.1.2. High-speed Reed-Solomon IP Core Intel FPGA IP Evaluation Mode Timeout Behavior

All IP cores in a device time out simultaneously when the most restrictive evaluation time is reached. If a design has more than one IP core, the time-out behavior of the other IP cores may mask the time-out behavior of a specific IP core .

All IP cores in a device time out simultaneously when the most restrictive evaluation time is reached. If there is more than one IP core in a design, a specific IP core's time-out behavior may be masked by the time-out behavior of the other IP cores. For IP cores, the untethered time-out is 1 hour; the tethered time-out value is indefinite. Your design stops working after the hardware evaluation time expires. The Quartus Prime software uses Intel FPGA IP Evaluation Mode Files (.ocp) in your project directory to identify your use of the Intel FPGA IP Evaluation Mode evaluation program. After you activate the feature, do not delete these files..

When the evaluation time expires, out_data goes low .

Related Information

AN 320: OpenCore Plus Evaluation of Megafunctions

2.2. IP Catalog and Parameter Editor

The IP Catalog displays the IP cores available for your project. Use the following features of the IP Catalog to locate and customize an IP core:

- Filter IP Catalog to Show IP for active device family or Show IP for all device families. If you have no project open, select the Device Family in IP Catalog.
- Type in the Search field to locate any full or partial IP core name in IP Catalog.
- Right-click an IP core name in IP Catalog to display details about supported devices, to open the IP core's installation folder, and for links to IP documentation.
- Click Search for Partner IP to access partner IP information on the web.

The parameter editor prompts you to specify an IP variation name, optional ports, and output file generation options. The parameter editor generates a top-level Intel Quartus Prime IP file (.ip) for an IP variation in Intel Quartus Prime Pro Edition projects.

The parameter editor generates a top-level Quartus IP file (.qip) for an IP variation in Intel Quartus Prime Standard Edition projects. These files represent the IP variation in the project, and store parameterization information.





Figure 3. IP Parameter Editor (Intel Quartus Prime Pro Edition)

🛔 💽 IP Parameter Editor Pro - test* (/data/jbrossar/designs/stp_ir	n_hdl_example/test.ip) <@sj-slscf011 📀 🔗 🛛 🛞
<u>Eile Edit System Generate Yiew Tools H</u> elp	
🍓 Parameters 😫 🗕 🗖 🗖	Details 🛛 🚆 Block Symbol 🖇 📃 🗖 🗖
System: test Path: iopII_0	Show signals
Intel FPGA IOPLL altera_iopli PLL Settings Cascading Dynamic Reconfiguration Advanced Pevice Device Device Family: Arria 10 Component: 10AS016C3U19E2LG	iopII_0 reset cst reset export locked refclk outclk0 refclk cik outclk0
Speed Grade:	altera_lopil
Reference Clock Frequency: 100.0 MHz Enable locked output port Enable physical output clock parameters	••• IP Parameters IP Block Symbol
Tompensation	
Compensation Mode: direct	"ø" Presets 🙁 _ ┏ 🗖 🗖
Direct mode is suitable for most applications. It provides the best jitte	Presets for iopII_0
Output Clocks	Clear preset filters
Number Of Clocks:	X
	Project *
	Apply Update Delete New
0 Errors, 0 Warnings	Generate HDL Finish

Figure 4. IP Parameter Editor (Intel Quartus Prime Standard Edition)

e Edit System Generate View	ved.qsys* (/users/jbrossar/unsaved.qsys) <@sj-siscf011>		
Parameters	_ of 📩	🔁 Details 💠 Block Symbol 🔅 🗕 🛃 🗖	IP Port and
stem: unsaved Path: xcvr_native_			
Arria 10 Transceiver National Arria 10 Transceiver National Arria 10 Transceiver National Arristic Arr		Arria 10 Transceiver	Parameter
- General	f	Hadive IIII	Details
Message level for rule violations:	error 💌	Name altera_xcvr_native_a10	
* Common PMA Options		Version 17.0	
VCCR_GXB and VCCT_GXB supply \	oltage for the Transceiver: 1 ov	Author Altera Corporation	
Tranceiver Link Type:	SR V	Description Arria 10 Transceiver Nation	
		Group Interface Protocols/Trans	
Note - The above options are only	ised for GUI rule validation. Use Quartus II Setting File (.qsf) assignments to set these 📮	Data Sheet http://www.altera.com/li	
		User Guide https://documentation.at	
Datapath Options			
Transceiver configuration rules:	Basic/Custom (Standard PCS)	🔍 🗙 🔍 🤛	
PMA configuration rules:	New IP Variation <@sj-slscf011>	×	
Transceiver mode:		esets 🖾 🗕 🗖 🗖	
Number of data channels:	Your IP settings will be saved in a .qsys file.	s for xcvr_native_a10_0	
Data rate:	Create IP Variation	×	
Enable datapath and interface r	Entity name: unnamed	1	
📃 Enable simplified data interface	Save in folder: /users/jbrossar	ck New to create a preset.	
Disconnect analog resets	save in rolder. //dsers/jorossar	10GBASE-R	
	Target Device	10GBASE-R Low Latency	
E Messages 🛞	Family: Arria 10	10GBASE-R Register Mode	
		10GBASE-R W/ KR-FEC	
Type Path	Device: 10AS016C3019E2LG	 CPRI 9.8Gbps Auto Mode 	
0 5 Info Messages	Info: Your IP will be saved in /users/jbrossar/unnamed.gsys.	CPRI 9.8Gbps Manual Mode	
0 unsaved.xcvr_native_a1		DisplayPort Duplex 4 SYMBOLS PER CLOCK DisplayPort Rx 4 SYMBOLS PER CLOCK	
0 unsaved.xcvr_native_a1		DisplayPort RX 4 SYMBOLS PER CLOCK	
0 unsaved.xcvr_native_al		ок	
O unsaved.xcvr native al		bly Update Delete New	
) Errors, O Warnings		Generate HDL Finish	
a norsy or warnings	A CONTRACT OF A CO	Generate HDL Fillish	

Specify IP Variation Name



2.3. Generating IP Cores (Intel Quartus Prime Pro Edition)

Quickly configure Intel FPGA IP cores in the Intel Quartus Prime parameter editor. Double-click any component in the IP Catalog to launch the parameter editor. The parameter editor allows you to define a custom variation of the IP core. The parameter editor generates the IP variation synthesis and optional simulation files, and adds the .ip file representing the variation to your project automatically.

Figure 5. IP Parameter Editor (Intel Quartus Prime Pro Edition)

🛔 📀 IP Parameter Editor Pro - test* (/data/jbrossar/designs/stp_i	n_hdl_example/test.ip) <@sj-slscf011 📀 🔿 🛛 🛞
<u>File Edit System Generate Yiew Tools Help</u>	
Na Parameters 😫 🗕 🗖 🗖	Details 🛛 블 Block Symbol 🖇 🛛 🗕 🗗
System: test Path: iopII_0	Show signals
Intel FPCA IOPLL altera_iopII	iopli_0
PLL Settings Cascading Dynamic Reconfiguration Advanced	reset locked
Tevice	reset export locked
Device Family: Arria 10	refcik, outcikO refcik ,, , outcikO
Component: 10AS016C3U19E2LG	refcik cik outcik
Speed Grade: 2	altera_iopii
👻 General	
Reference Clock Frequency: 100.0 MHz	···· IP Parameters IP Block Symbol
Enable locked output port	
Enable physical output clock parameters	
* Compensation	
Compensation Mode:	🍯 Presets 🕱 🗕 🗗 🗖
Direct mode is suitable for most applications. It provides the best jitte	Presets for iopII_0
Output Clocks	Clear preset filters
Number Of Clocks:	
100	Project
System Messages 🙁 _ 🗗 🗖	
Type Path 📉	Apply Update Delete New
0 Errors, 0 Warnings	Generate HDL Finish

Follow these steps to locate, instantiate, and customize an IP core in the parameter editor:

- 1. Create or open an Intel Quartus Prime project (. qpf) to contain the instantiated IP variation.
- In the IP Catalog (Tools ➤ IP Catalog), locate and double-click the name of the IP core to customize. To locate a specific component, type some or all of the component's name in the IP Catalog search box. The New IP Variation window appears.
- 3. Specify a top-level name for your custom IP variation. Do not include spaces in IP variation names or paths. The parameter editor saves the IP variation settings in a file named <your_ip>.ip. Click **OK**. The parameter editor appears.
- 4. Set the parameter values in the parameter editor and view the block diagram for the component. The **Parameterization Messages** tab at the bottom displays any errors in IP parameters:
 - Optionally, select preset parameter values if provided for your IP core. Presets specify initial parameter values for specific applications.
 - Specify parameters defining the IP core functionality, port configurations, and device-specific features.
 - Specify options for processing the IP core files in other EDA tools.



Note: Refer to your IP core user guide for information about specific IP core parameters.

- 5. Click Generate HDL. The Generation dialog box appears.
- 6. Specify output file generation options, and then click **Generate**. The synthesis and simulation files generate according to your specifications.
- 7. To generate a simulation testbench, click **Generate ➤ Generate Testbench System**. Specify testbench generation options, and then click **Generate**.
- 8. To generate an HDL instantiation template that you can copy and paste into your text editor, click **Generate ➤ Show Instantiation Template**.
- 9. Click **Finish**. Click **Yes** if prompted to add files representing the IP variation to your project.
- 10. After generating and instantiating your IP variation, make appropriate pin assignments to connect ports.
 - *Note:* Some IP cores generate different HDL implementations according to the IP core parameters. The underlying RTL of these IP cores contains a unique hash code that prevents module name collisions between different variations of the IP core. This unique code remains consistent, given the same IP settings and software version during IP generation. This unique code can change if you edit the IP core's parameters or upgrade the IP core version. To avoid dependency on these unique codes in your simulation environment, refer to *Generating a Combined Simulator Setup Script*.

2.3.1. IP Core Generation Output (Intel Quartus Prime Pro Edition)

The Intel Quartus Prime software generates the following output file structure for individual IP cores that are not part of a Platform Designer system.





* If supported and enabled for your IP core variation.

Table 10. Output Files of Intel FPGA IP Generation

File Name	Description		
<your_ip>.ip</your_ip>	Top-level IP variation file that contains the parameterization of an IP core in your project. If the IP variation is part of a Platform Designer system, the parameter editor also generates a .qsys file.		
<your_ip>.cmp</your_ip>	The VHDL Component Declaration (.cmp) file is a text file that contains local generic and port definitions that you use in VHDL design files.		
<pre><your_ip>_generation.rpt</your_ip></pre>	IP or Platform Designer generation log file. Displays a summary of the messages during IP generation.		
	continued		

2. High-speed Reed-Solomon IP Core Getting Started UG-01166 | 2017.11.06



File Name	Description
<pre><your_ip>.qgsimc (Platform Designer systems only)</your_ip></pre>	Simulation caching file that compares the .qsys and .ip files with the current parameterization of the Platform Designer system and IP core. This comparison determines if Platform Designer can skip regeneration of the HDL.
<your_ip>.qgsynth (Platform Designer systems only)</your_ip>	Synthesis caching file that compares the $.gsys$ and $.ip$ files with the current parameterization of the Platform Designer system and IP core. This comparison determines if Platform Designer can skip regeneration of the HDL.
<your_ip>.qip</your_ip>	Contains all information to integrate and compile the IP component.
<your_ip>.csv</your_ip>	Contains information about the upgrade status of the IP component.
<your_ip>.bsf</your_ip>	A symbol representation of the IP variation for use in Block Diagram Files (.bdf).
<your_ip>.spd</your_ip>	Input file that ip-make-simscript requires to generate simulation scripts. The .spd file contains a list of files you generate for simulation, along with information about memories that you initialize.
<your_ip>.ppf</your_ip>	The Pin Planner File $(.ppf)$ stores the port and node assignments for IP components you create for use with the Pin Planner.
<your_ip>_bb.v</your_ip>	Use the Verilog blackbox (_bb.v) file as an empty module declaration for use as a blackbox.
<your_ip>_inst.v or _inst.vhd</your_ip>	HDL example instantiation template. Copy and paste the contents of this file into your HDL file to instantiate the IP variation.
<your_ip>.regmap</your_ip>	If the IP contains register information, the Intel Quartus Prime software generates the .regmap file. The .regmap file describes the register map information of master and slave interfaces. This file complements the .sopcinfo file by providing more detailed register information about the system. This file enables register display views and user customizable statistics in System Console.
<your_ip>.svd</your_ip>	Allows HPS System Debug tools to view the register maps of peripherals that connect to HPS within a Platform Designer system. During synthesis, the Intel Quartus Prime software stores the .svd files for slave interface visible to the System Console masters in the .sof file in the debug session. System Console reads this section, which Platform Designer queries for register map information. For system slaves, Platform Designer accesses the registers by name.
<your_ip>.v <your_ip>.vhd</your_ip></your_ip>	HDL files that instantiate each submodule or child IP core for synthesis or simulation.
mentor/	Contains a msim_setup.tcl script to set up and run a ModelSim simulation.
aldec/	Contains a Riviera*-PRO script rivierapro_setup.tcl to setup and run a simulation.
/synopsys/vcs	Contains a shell script $vcs_setup.sh$ to set up and run a VCS* simulation.
/synopsys/vcsmx	Contains a shell script vcsmx_setup.sh and synopsys_sim.setup file to set up and run a VCS MX* simulation.
/cadence	Contains a shell script $\tt ncsim_setup.sh$ and other setup files to set up and run an NCSIM simulation.
/submodules	Contains HDL files for the IP core submodule.
<ip submodule="">/</ip>	Platform Designer generates /synth and /sim sub-directories for each IP submodule directory that Platform Designer generates.





2.4. Simulating Intel FPGA IP Cores

The Intel Quartus Prime software supports IP core RTL simulation in specific EDA simulators. IP generation creates simulation files, including the functional simulation model, any testbench (or example design), and vendor-specific simulator setup scripts for each IP core. Use the functional simulation model and any testbench or example design for simulation. IP generation output may also include scripts to compile and run any testbench. The scripts list all models or libraries you require to simulate your IP core.

The Intel Quartus Prime software provides integration with many simulators and supports multiple simulation flows, including your own scripted and custom simulation flows. Whichever flow you choose, IP core simulation involves the following steps:

- 1. Generate simulation model, testbench (or example design), and simulator setup script files.
- 2. Set up your simulator environment and any simulation scripts.
- 3. Compile simulation model libraries.
- 4. Run your simulator.



3. High-speed Reed-Solomon IP Core Functional Description

This topic describes the IP core's architecture, interfaces, and signals.

3.1. High-Speed Reed-Solomon Architecture

The encoder receives data packets and generates the check symbols; the decoder detects and corrects errors.

The High-speed Reed-Solomon IP core has a parallelized architecture to achieve very high throughout. The inputs and outputs contain multiple data symbols.

The fracturable decoder has preset parameters to support 4 x 25 GbE, 2 x 50 GbE and 1 x 100 GbE with parallelism p of 8, 16, and 32, respectively.

3.1.1. High-Speed Reed-Solomon Encoder

When the encoder receives data symbols, it generates check symbols for a given codeword and sends the input codeword together with the check symbols to the output interface.

The encoder may use backpressure on the upstream component when it generates the check symbols and the parallelism is smaller than the number of check symbols.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2015 Registered



Figure 7. High-speed Reed-Solomon Encoding Shows how a codeword is encoded





3.1.2. High-Speed Reed-Solomon Decoder

When the decoder receives the encoded codeword, it uses the check symbols to detect errors and correct them. The decoder is a streaming decoder that allows continuous input data with no backpressure on the upstream component.



Figure 8. Codeword Decoding





The received encoded codeword may differ from the original codeword due to the noise in the channel. The decoder detects errors using several polynomials to locate the error location and the error value. When the decoder obtains the error location and value, the decoder corrects the errors in a codeword, and sends the codeword to the output. As the number of errors increases, the decoder gets to a stage where it can no longer correct but only detect errors, at which point the decoder asserts the out_error signal.

3.2. High-Speed Reed-Solomon IP Core Parameters

Parameter	Legal Values	Default Value	Description
Reed-Solomon Core	Fractuarable 100G Ethernet or custom	Custom	-
Reed-Solomon module	Encoder or Decoder	Decoder	An encoder or a decoder.
Custom IP Core	•		
Number of channels	1 to 10	1	Decoder only.
Number of bits per symbol	3 to 12	8	The number of bits per symbol (<i>M</i>).
Number of symbols per codeword	1 to 2 <i>M</i> – 1	255	The total number of symbols per codeword (<i>N</i>).
Number of data symbols per codeword	2 to N- 2	239	The number of data symbols per codeword ($K = N - R$). Where R is the number of check symbols.
Field polynomial	Any valid polynomial	285	The primitive polynomial defining the Galois field. The parameter editor allows you to select only legal values. If you cannot find your intended field polynomial, contact Intel Premier Support.
Parallelism	P < N/2	3	The number of parallel inputs and outputs. The last output fills up with zeros.
Bypass Mode	No or yes	No	Turn on to produce the received codeword without error correction but with only error detection. A message is output after few clock cycles.
Fractuarable IP core Paramete	rs		L
100G Ethernet	On	On	A single 100G channels with parallelism 32.
2 x 50G Ethernet	On or off	On	Two independent 50 GbE channels with parallelism 16.
4 x 25G ethernet	On or off	On	Four independent 25 GbE channels with parallelism 8.
Custom and Fracturable IP Co	re Parameters		1
Latency	<i>N/P</i> + (<i>BM speed</i> x <i>R</i>) +10; with <i>BMspeed</i> is 1, 2, 4 or 6.	BMspeed is 4	The latency as a function of the Berlekamp-Massey (BM) speed (decoder only).

Table 11.Parameters



Parameter	Legal Values	Default Value	Description
Favor ROM	No or yes	Yes	Uses M20K memory to reduce the ALMs. Savings are significant with large parallelism.
Use true dual-port ROM	No or yes	Yes	-
Refresh ROM content	No or yes	No	The IP core continuously rewrites the ROM contents.
Use backpressure	No or yes	No	Decoder only. When you select Yes , you can use the out_ready signal to assert when the source is ready, but this option might limit f_{MAX} .
Hyper-optimisation	Low, medium, high	Low	-
Decoder Output Signal Option	S		
Output decoding failure	On or off	On	Turns on out_decfail signal
Output error symbol count	On of off	On	Turns on out_errors_out signal.
Output error symbol values	On or off	On	Turns on out_errorvalues_out signal.
Output start and end of packet	On or off.	On	Use Avalon-ST SOP and EOP signal to indicate start and end of packet

3.3. High-speed Reed-Solomon IP Core Interfaces and Signals

The ready latency on the Avalon-ST input interface is 0; the number of symbols per beat is fixed to 1. The latency of the decoder is N/P+(BM speed x R) + 10; the latency of the encoder is 6.

The clock and reset interfaces drive or receive the clock and reset signal to synchronize the Avalon-ST interfaces and provide reset connectivity. The status interface is a conduit interface that consists of three error status signals for a codeword. The decoder obtains the error symbol value, number of error symbols, and number of error bits in a codeword from the status signals.

Avalon-ST Interfaces

Avalon-ST interfaces define a standard, flexible, and modular protocol for data transfers from a source interface to a sink interface.

The input interface is an Avalon-ST sink and the output interface is an Avalon-ST source.

Avalon-ST interface signals can describe traditional streaming interfaces supporting a single stream of data without knowledge of channels or packet boundaries. Such interfaces typically contain data, ready, and valid signals.

Avalon-ST interfaces support backpressure, which is a flow control mechanism where a sink can indicate to a source to stop sending data. The sink typically uses backpressure to stop the flow of data when its FIFO buffers are full or when it has congestion on its output.

3.3.1. High-speed Reed-Solomon IP Core Signals



Table 12. Clock and Reset Signals	5
-----------------------------------	---

Name	Avalon-ST Type	Direction	Description
clk_clk	clk	Input	The main system clock. The whole IP core operates on the rising edge of ${\tt clk_clk}$.
reset_reset_n	reset_n	Input	An active low signal that resets the entire system when asserted. You can assert this signal asynchronously. However, you must deassert it synchronous to the clk_clk signal. When the IP core recovers from reset, ensure that the data it receives is a complete packet.

Table 13. Custom IP Core Avalon-ST Interface Signals

Name	Avalon-ST Type	Direction	Description	
in_ready	ready	Output	Data transfer ready signal to indicate that the sink is read to accept data. The sink interface drives the in_ready signal to control the flow of data across the interface. The sink interface captures the data interface signals on the current clk rising edge.	
in_valid	valid	Input	Data valid signal to indicate the validity of the data signals. When you assert the in_valid signal, the Avalon-ST data interface signals are valid. When you deassert the in_valid signal, the Avalon-ST data interface signals are invalid and must be disregarded. You can assert the in_valid signal whenever data is available. However, the sink only captures the data from the source when the IP core asserts the in_ready signal.	
in_data[]	data	Input	Data input for each codeword, symbol by symbol. Valid only when you assert the in_valid signal. Width is $P \times M$ bits. For the encoder, the number of information symbols (N - CHECK) is not necessarily a multiple of P . It means that the last input symbol may have to be filled with zeros.	
out_data	data	Output	Encoder output. In Qsys systems for the decoder, this Avalon-ST-compliant data bus includes all the Avalon-ST output data signals (out_error_out, out_decfail, out_symol_out),) with length log ₂ (<i>R</i> +1) + 1.	
out_decfail	data	Output	Decoding failure.	
out_errors_out	error	Output	Number of error symbol that the IP core decides. Size is $\log_2(R+1)$	
out_errorvalue s_out	error	Output	Error values.	
out_ready	ready	Input	Data transfer ready signal to indicate that the downstream module is ready to accept data. The source provides new data (if available) when you assert the out_ready signal and stops providing new data when you deassert the out_ready signal. If the source is unable to provide new data, it deasserts out_valid for one or more clock cycles until it is prepared to drive valid data interface signals.	
out_symbols_ou t	data	Output	Contains decoded output when the IP core asserts the out_valid signal. The corrected symbols are in the same order that they are entered.	
out_valid	valid	Output	Data valid signal. The IP core asserts the out_valid signal high, whenever a valid output is on out_data ; the IP core deasserts the signal when there is no valid output on out_data .	



Table 14.	Fractuarable IP	Core Avalon-ST	Interface Signals

in-validValidInputin-dataDataInputvalid_ch_inPart of in_dataInputsymbols_inPart of in_dataInputmode_inPart of in_dataInputsync_inPart of in_dataInputout_validValidOutout_validDataOutout_dataDataOuterrors_outPart of out_dataOutdecfailPart of out_dataOutsop_outPart of out_dataOutmode_outPart of out_dataOutout_dataPart of out_dataOutout_dataPart of out_dataOutout_dataPart of out_dataOutout_dataPart of out_dataOutout_dataPart of out_dataOutsop_outPart of out_dataOutmode_outPart of out_dataOutmode_outPart of out_dataOut	Direction	Width	Description
valid_ch_inPart of in_dataInputsymbols_inPart of in_dataInputmode_inPart of in_dataInputsync_inPart of in_dataInputout_validValidOutputout_dataDataOutputerrors_outPart of out_dataOutputdecfailPart of out_dataOutputsop_outPart of out_dataOutputerrors_outPart of out_dataOutputdecfailPart of out_dataOutputsop_outPart of out_dataOutput	t	1	Master valid signal. If in_valid is low it sets all valid_ch_in to low.
symbols_in Part of in_data Inpu mode_in Part of in_data Inpu sync_in Part of in_data Inpu out_valid Valid Outp out_data Data Outp errors_out Part of out_data Outp decfail Part of out_data Outp sop_out Part of out_data Outp	t	320 symbols_in + 4 valid_ch_in + 2 mode_in + sync_in	Data input.
mode_inPart of in_dataInpusync_inPart of in_dataInpuout_validValidOutpout_dataDataOutperrors_outPart of out_dataOutpdecfailPart of out_dataOutpsop_outPart of out_dataOutpout_dataPart of out_dataOutpout_dataPart of out_dataOutpout_dataPart of out_dataOutpoutpPart of out_dataOutpoutpPart of out_dataOutpoutpPart of out_dataOutpsop_outPart of out_dataOutpoutpPart of out_dataOutpsop_outPart of out_dataOutpoutpPart of out_dataOutpsop_outPart of out_dataOutpoutpPart of out_dataOutp	t	4	Input valid signal for each channel.
sync_in Part of in_data Inpu out_valid Valid Outp out_data Data Outp errors_out Part of out_data Outp decfail Part of out_data Outp sop_out Part of out_data Outp	t	32	Input symbols. • 100 GbE one channel • 50 GbE two channels • 25 GbE four channels
out_valid Valid Outpoint out_data Data Outpoint errors_out Part of out_data Outpoint decfail Part of out_data Outpoint sop_out Part of out_data Outpoint	t	2	 0: 1x100 GbE 1: 2x50 GbE or 4x25GbE 2: 4x25 GbE
out_data Data Outpate errors_out Part of out_data Outpate decfail Part of out_data Outpate eop_out Part of out_data Outpate sop_out Part of out_data Outpate	t	1	Synchronize the output channels.
errors_out Part of out_data Outr decfail Part of out_data Outr eop_out Part of out_data Outr sop_out Part of out_data Outr	ut	1	Master valid signal. out_valid is valid if any valid_ch_out is valid, i.e. if valid_ch0 or valid_ch1 etc are valid.
decfail Part of out_data Outpleter eop_out Part of out_data Outpleter sop_out Part of out_data Outpleter	ut	320 decoded symbols + 4 valid_out + 2 mode_out + 4 sop_out + 4 eop_out +4 decfail+ 12 errors_out	Output data.
eop_out Part of out_data Output sop_out Part of out_data Output	ut	12	Number of error symbols that the IP core decides.
sop_out Part of out_data Out	ut	4	(Optional) decfail of each output channel
	ut	4	(Optional) eop of each output channel
mode_out Part of out_data Out	ut	4	(Optional) sop of each channels
	ut	2	Output mode.
valid_ch_out Part of out_data Out	ut	4	Valid signal for each channel
symbols_out Part of out_data Out	ut	320	Output symbols:

3. High-speed Reed-Solomon IP Core Functional Description UG-01166 | 2017.11.06



Name	Avalon-ST Type	Direction	Width	Description
				 100 GbE one channel 50 GbE two channels 25 GbE four channels



4. High-speed Reed-Solomon IP Core User Guide Document Revision History

Document Date	Software Version	Changes
2017.11.06	17.1	 Added fracturable IP core parameters. Added Output error symbol values parameter Added Bypass mode parameter Added support for Intel Cyclone 10 devices Removed product ID and vendor ID. Added hyper-optimisation option to parameters table.
2016.05.02	16.0	 Added new parameters: Number of channels Use backpressure Use true dual-port ROM Refresh ROM content Output decoding failure Output error symbol count Output start and end of packet Added out_decfail signal Added True dual-port ROM performance data. Changed description of parallelism parameter. Changed out_error_out signal description
2015.11.01	15.1	Corrected encoder and decoder diagrams
2015.05.01	15.0	First release

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



A. High-Speed Reed-Solomon IP Core Document Archive

IP Core Version	User Guide	
16.0	High-speed Reed-Solomon IP Core User Guide	
15.1	High-speed Reed-Solomon IP Core User Guide	

If an IP core version is not listed, the user guide for the previous IP core version applies.

Related Information

About the High-speed Reed-Solomon IP Core on page 3

Provides a list of user guides for previous versions of the High-speed Reed-Solomon IP core.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.