

S-5725 Series

www.ablic.com

HIGH-SPEED BIPOLAR HALL EFFECT LATCH IC

© ABLIC Inc., 2011-2021 Rev.2.6_00

This IC, developed by CMOS technology, is a high-accuracy hall effect latch IC that operates with a high-sensitivity, a high-speed detection and low current consumption.

The output voltage changes when this IC detects the intensity level of magnetic flux density and a polarity change. Using the S-5725 Series with a magnet makes it possible to detect the rotation status in various devices.

High-density mounting is possible by using the small SOT-23-3 or the super-small SNT-4A packages.

Due to its high-accuracy magnetic characteristics, this IC can make operation's dispersion in the system combined with magnet smaller.

ABLIC Inc. offers a "magnetic simulation service" that provides the ideal combination of magnets and our Hall effect ICs for customer systems. Our magnetic simulation service will reduce prototype production, development period and development costs. In addition, it will contribute to optimization of parts to realize high cost performance.

For more information regarding our magnetic simulation service, contact our sales representatives.

■ Features

Pole detection:
 Bipolar latch

• Output logic*1: VouT = "L" at S pole detection

V_{OUT} = "H" at S pole detection

• Output form*1: Nch open-drain output, CMOS output

• Magnetic sensitivity*1: Bop = 0.8 mT typ.

 $B_{OP} = 1.8 \text{ mT typ.}$ $B_{OP} = 3.0 \text{ mT typ.}$

 $B_{OP} = 7.0 \text{ mT typ.}$

• Operating cycle (current consumption)*1: $t_{CYCLE} = 50 \,\mu s \,(I_{DD} = 1400.0 \,\mu A) \,typ.$

 $t_{CYCLE} = 1.25 \text{ ms } (I_{DD} = 60.0 \mu\text{A}) \text{ typ.}$

 t_{CYCLE} = 6.05 ms (I_{DD} = 13.0 μ A) typ.

• Power supply voltage range: $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$

• Operation temperature range: Ta = -40°C to +85°C

• Built-in power-down circuit: Extends battery life (only SNT-4A)

• Lead-free (Sn 100%), halogen-free

*1. The option can be selected.

■ Applications

- Plaything, portable game
- Home appliance
- Housing equipment
- Industrial equipment


■ Packages

- SOT-23-3
- SNT-4A

■ Block Diagrams

1. Nch open-drain output product


1. 1 Product without power-down function



*1. Parasitic diode

Figure 1

1. 2 Product with power-down function (SNT-4A)




*1. Parasitic diode

Figure 2

2 ABLIC Inc.

2. CMOS output product


2. 1 Product without power-down function



*1. Parasitic diode

Figure 3

2. 2 Product with power-down function (SNT-4A)




*1. Parasitic diode

Figure 4

■ Product Name Structure

1. Product name



^{*1.} Refer to the tape drawing.

2. Packages

Table 1 Package Drawing Codes

Package Name	Package Name Dimension		Reel	Land
SOT-23-3	MP003-C-P-SD	MP003-C-C-SD	MP003-Z-R-SD	_
SNT-4A	PF004-A-P-SD	PF004-A-C-SD	PF004-A-R-SD	PF004-A-L-SD

4 ABLIC Inc.

3. Product name list

3.1 SOT-23-3

3. 1. 1 Nch open-drain output product

Table 2

Product Name	Operating Cycle (t _{CYCLE})	Power-down Function	Output Form	Pole Detection	Output logic	Magnetic Sensitivity (B _{OP})
S-5725CNBL9-M3T1U	6.05 ms typ.	Unavailable	Nch open-drain output	Bipolar latch	V _{OUT} = "L" at S pole detection	0.8 mT typ.
S-5725CNBL0-M3T1U	6.05 ms typ.	Unavailable	Nch open-drain output	Bipolar latch	V _{OUT} = "L" at S pole detection	1.8 mT typ.
S-5725CNBL1-M3T1U	6.05 ms typ.	Unavailable	Nch open-drain output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5725DNBL1-M3T1U	1.25 ms typ.	Unavailable	Nch open-drain output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5725ENBL9-M3T1U	50 μs typ.	Unavailable	Nch open-drain output	Bipolar latch	V _{OUT} = "L" at S pole detection	0.8 mT typ.
S-5725ENBL0-M3T1U	50 μs typ.	Unavailable	Nch open-drain output	Bipolar latch	V _{OUT} = "L" at S pole detection	1.8 mT typ.
S-5725ENBL1-M3T1U	50 μs typ.	Unavailable	Nch open-drain output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5725ENBH1-M3T1U	50 μs typ.	Unavailable	Nch open-drain output	Bipolar latch	V _{OUT} = "H" at S pole detection	3.0 mT typ.

Remark Please contact our sales representatives for products other than the above.

3. 1. 2 CMOS output product

Table 3

Product Name	Operating Cycle (tcycle)	Power-down Function	Output Form	Pole Detection	Output logic	Magnetic Sensitivity (B _{OP})
S-5725CCBL9-M3T1U	6.05 ms typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	0.8 mT typ.
S-5725CCBL0-M3T1U	6.05 ms typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	1.8 mT typ.
S-5725CCBL1-M3T1U	6.05 ms typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5725DCBL1-M3T1U	1.25 ms typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5725ECBL9-M3T1U	50 μs typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	0.8 mT typ.
S-5725ECBL0-M3T1U	50 μs typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	1.8 mT typ.
S-5725ECBL1-M3T1U	50 μs typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5725ECBH0-M3T1U	50 μs typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "H" at S pole detection	1.8 mT typ.
S-5725ECBH1-M3T1U	50 μs typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "H" at S pole detection	3.0 mT typ.

Remark Please contact our sales representatives for products other than the above.

3. 2 SNT-4A

3. 2. 1 Nch open-drain output product

Table 4

Product Name	Operating Cycle (t _{CYCLE})	Power-down Function	Output Form	Pole Detection	Output logic	Magnetic Sensitivity (B _{OP})
S-5725ENBH3-I4T1U	50 μs typ.	Unavailable	Nch open-drain output	Bipolar latch	V _{OUT} = "H" at S pole detection	7.0 mT typ.
S-5725HNBH0-l4T1U	6.05 ms typ.	Available	Nch open-drain output	Bipolar latch	V _{OUT} = "H" at S pole detection	1.8 mT typ.
S-5725INBH0-I4T1U	1.25 ms typ.	Available	Nch open-drain output	Bipolar latch	V _{OUT} = "H" at S pole detection	1.8 mT typ.
S-5725JNBH0-I4T1U	50 μs typ.	Available	Nch open-drain output	Bipolar latch	V _{OUT} = "H" at S pole detection	1.8 mT typ.

Remark Please contact our sales representatives for products other than the above.

3. 2. 2 CMOS output product

Table 5

Product Name	Operating Cycle (tcycle)	- · ·		Output logic	Magnetic Sensitivity (B _{OP})	
S-5725CCBL1-I4T1U	6.05 ms typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5725ECBL9-I4T1U	50 μs typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	0.8 mT typ.
S-5725ECBL0-I4T1U	50 μs typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	1.8 mT typ.
S-5725ECBL1-I4T1U	50 μs typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5725ECBH0-I4T1U	50 μs typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "H" at S pole detection	1.8 mT typ.
S-5725HCBH0-I4T1U	6.05 ms typ.	Available	CMOS output	Bipolar latch	V _{OUT} = "H" at S pole detection	1.8 mT typ.
S-5725HCBH1-I4T1U	6.05 ms typ.	Available	CMOS output	Bipolar latch	V _{OUT} = "H" at S pole detection	3.0 mT typ.
S-5725ICBH0-I4T1U	1.25 ms typ.	Available	CMOS output	Bipolar latch	V _{OUT} = "H" at S pole detection	1.8 mT typ.
S-5725ICBH1-I4T1U	1.25 ms typ.	Available	CMOS output	Bipolar latch	V _{OUT} = "H" at S pole detection	3.0 mT typ.
S-5725JCBH0-I4T1U	50 μs typ.	Available	CMOS output	Bipolar latch	V _{OUT} = "H" at S pole detection	1.8 mT typ.
S-5725JCBH1-I4T1U	50 μs typ.	Available	CMOS output	Bipolar latch	V _{OUT} = "H" at S pole detection	3.0 mT typ.

Remark Please contact our sales representatives for products other than the above.

■ Pin Configurations

1. SOT-23-3

Top view



Pin No.	Symbol	Pin Description
1	VSS	GND pin
2	VDD	Power supply pin
3	OUT	Output pin

Table 6

Figure 5

2. SNT-4A

Top view



Figure 6

Table 7

Pin No.	Symbol	Description
1	VDD	Power supply pin
2	VSS	GND pin
3	CE	Enabling pin "H": Enables operation "L": Power-down
4	OUT	Output pin

■ Absolute Maximum Ratings

Table 8

(Ta = +25°C unless otherwise specified)

	Item	Symbol	Absolute Maximum Rating	Unit
Power supply volt	Power supply voltage		$V_{SS} - 0.3 \text{ to } V_{SS} + 7.0$	V
Input voltage	Input voltage		$V_{\text{SS}} - 0.3 \text{ to } V_{\text{DD}} + 0.3$	V
Output current		louт	±2.0	mA
Output voltage	Nch open-drain output product	V _{оит}	$V_{SS} - 0.3$ to $V_{SS} + 7.0$	V
Output voltage	CMOS output product	V 001	$V_{SS}-0.3$ to $V_{DD}+0.3$	V
Operation ambient temperature		Topr	-40 to +85	°C
Storage temperate	ure	T _{stg}	-40 to +125	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

■ Thermal Resistance Value

Table 9

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
		 -	Board A	-	200	-	°C/W
			Board B	ı	165	ı	°C/W
			Board C	ı	ı	ı	°C/W
			Board D	ı	ı	ı	°C/W
lumation to ambient themselvesistense*1	0		Board E	ı	ı	ı	°C/W
Junction-to-ambient thermal resistance*1	θ JA		Board A	ı	300	ı	°C/W
			Board B	ı	242	ı	°C/W
		SNT-4A	Board C	ı	ı	ı	°C/W
			Board D	1	1	5 – – – – –	°C/W
			Board E	_	_	_	°C/W

^{*1.} Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ **Power Dissipation**" and "**Test Board**" for details.

■ Electrical Characteristics

1. Product without power-down function

1. 1 S-5725CxBxx

Table 10

(Ta = $+25^{\circ}$ C, V_{DD} = 5.0 V, V_{SS} = 0 V unless otherwise specified)

(1a - +23 C, VDD - 3.0 V, VSS - 0 V unless other						I WISC S	ocomea)	
Item	Symbol	Con	Condition		Тур.	Max.	Unit	Test Circuit
Power supply voltage	V_{DD}		_	2.7	5.0	5.5	V	_
Current consumption	I _{DD}	Average value		_	13.0	20.0	μΑ	1
Output voltage Vout		Nch open-drain output product	Output transistor Nch, I _{OUT} = 2 mA	-	-	0.4	٧	2
	Vouт	OMOS subsub seed deat	Output transistor Nch, I _{OUT} = 2 mA	_	ı	0.4	٧	2
		CMOS output product	Output transistor Pch, I _{OUT} = –2 mA	V _{DD} – 0.4	1	1	>	3
Leakage current	ILEAK	Nch open-drain output pro Output transistor Nch, Vo		_	1	1	μΑ	4
Awake mode time	t _{AW}		_	_	0.05	_	ms	_
Sleep mode time	tsL		-		6.00	ı	ms	_
Operating cycle	tcycle	t _{AW} + t _{SL}		_	6.05	12.00	ms	_

1. 2 S-5725DxBxx

Table 11

(Ta = +25°C, V_{DD} = 5.0 V, V_{SS} = 0 V unless otherwise specified)

Item	Symbol	Con	dition	Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	V_{DD}		_	2.7	5.0	5.5	V	_
Current consumption	I_{DD}	Average value		_	60.0	90.0	μΑ	1
		Nch open-drain output product	Output transistor Nch, I _{OUT} = 2 mA	_	-	0.4	V	2
Output voltage	Vouт	CMOS output product	Output transistor Nch, I _{OUT} = 2 mA	_	-	0.4	>	2
		CMOS output product Output transistor Pch, I _{OUT} = -2 mA		V _{DD} – 0.4	-	-	٧	3
Leakage current	I _{LEAK}	Nch open-drain output pro Output transistor Nch, V _O		_	_	1	μΑ	4
Awake mode time	t _{AW}		_	_	0.05	_	ms	_
Sleep mode time	t _{SL}	-		-	1.20	_	ms	_
Operating cycle	tcycle	t _{AW} + t _{SL}		_	1.25	2.50	ms	_

1. 3 S-5725ExBxx

Table 12

(Ta = +25°C, V_{DD} = 5.0 V, V_{SS} = 0 V unless otherwise specified)

			(120 0, 100 010	, , , , , ,				
Item	Symbol	Condition		Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	V_{DD}	_	-	2.7	5.0	5.5	V	_
Current consumption	I _{DD}	Average value		_	1400.0	2000.0	μΑ	1
Output voltage Vout		Nch open-drain output product	Output transistor Nch, I _{OUT} = 2 mA	_	_	0.4	>	2
		CNOS autaut anadust	Output transistor Nch, I _{OUT} = 2 mA	_	_	0.4	>	2
		CMOS output product	Output transistor Pch, I _{OUT} = -2 mA	V _{DD} – 0.4	_	_	>	3
Leakage current	ILEAK	Nch open-drain output pr Output transistor Nch, Vo		_	_	1	μΑ	4
Awake mode time	t _{AW}	-	_	_	50	_	μs	_
Sleep mode time	t _{SL}		-		0		μs	_
Operating cycle	tcycle	t _{AW} + t _{SL}		_	50	100	μs	_

2. Product with power-down function (SNT-4A)

2. 1 S-5725HxBxx

Table 13

(Ta = $+25^{\circ}$ C, V_{DD} = 5.0 V, V_{SS} = 0 V unless otherwise specified)

(1a - +25 C, VDD - 5.0 V, VSS								
Item	Symbol	Со	ndition	Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	V_{DD}		_	2.7	5.0	5.5	V	_
Current consumption	I_{DD}	Average value		_	13.0	20.0	μΑ	1
Current consumption during power-down	I _{DD2}	V _{CE} = V _{SS}		_	-	1	μΑ	6
		Nch open-drain output product	Output transistor Nch, I _{OUT} = 2 mA	1	-	0.4	٧	2
Output voltage	V _{оит}	CMOS output	Output transistor Nch, I _{OUT} = 2 mA	-	-	0.4	٧	2
		product	Output transistor Pch, I _{OUT} = -2 mA	V _{DD} – 0.4	I	-	V	3
Leakage current	ILEAK	Nch open-drain outpu Output transistor Nch	-	1	1	μΑ	4	
Awake mode time	t _{AW}	_			0.05	-	ms	_
Sleep mode time	tsL		-		6.00	-	ms	_
Operating cycle	tcycle	t _{AW} + t _{SL}		-	6.05	12.00	ms	_
Enabling pin input voltage "L"	V _{CEL}		-	-	_	V _{DD} × 0.3	V	-
Enabling pin input voltage "H"	V _{CEH}		=	$V_{DD} \times 0.7$	I	-	V	-
Enabling pin input current "L"	ICEL	$V_{DD} = 5.0 \text{ V}, V_{CE} = 0$	V	-1	-	1	μΑ	7
Enabling pin input current "H"	Ісен	V _{DD} = 5.0 V, V _{CE} = 5.	-1	_	1	μΑ	8	
Power-down transition time	toff	_		_	-	100	μs	-
Enable transition time	ton		_	-	100	μs	_	
Output logic update time after inputting "H" to enabling pin	t _{OE}		_	-	_	200	μs	-

2. 2 S-5725lxBxx

Table 14

(Ta = +25°C, V_{DD} = 5.0 V, V_{SS} = 0 V unless otherwise specified)

		ī	(14 120 0, VDD 0.0	v, v ₀₀		000 0010		/
Item	Symbol	Co	ondition	Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	V_{DD}		_	2.7	5.0	5.5	V	_
Current consumption	I _{DD}	Average value		_	60.0	90.0	μΑ	1
Current consumption during power-down	I _{DD2}	V _{CE} = V _{SS}		-	ı	1	μΑ	6
		Nch open-drain output product	Output transistor Nch, I _{OUT} = 2 mA	_	1	0.4	>	2
Output voltage	Vоит	CMOS output	Output transistor Nch, I _{OUT} = 2 mA	_	ı	0.4	>	2
		product	Output transistor Pch, I _{OUT} = -2 mA	V _{DD} – 0.4			٧	3
Leakage current	I _{LEAK}	Nch open-drain outp Output transistor No	_		1	μΑ	4	
Awake mode time	t _{AW}		_	_	0.05	_	ms	_
Sleep mode time	tsL		_	_	1.20	_	ms	_
Operating cycle	tcycle	$t_{AW} + t_{SL}$		_	1.25	2.50	ms	_
Enabling pin input voltage "L"	V _{CEL}		_			V _{DD} × 0.3	٧	
Enabling pin input voltage "H"	V _{CEH}			V _{DD} × 0.7		_	V	_
Enabling pin input current "L"	ICEL	$V_{DD} = 5.0 \text{ V}, V_{CE} = 0$	V	-1	1	1	μΑ	7
Enabling pin input current "H"	Ісен	V _{DD} = 5.0 V, V _{CE} = 5	-1	-	1	μΑ	8	
Power-down transition time	toff	-		-	-	100	μs	_
Enable transition time	t _{ON}		_	_	100	μs	_	
Output logic update time after inputting "H" to enabling pin	t _{OE}		-	_	Ι	200	μs	_

2. 3 S-5725JxBxx

Table 15

(Ta = +25°C, V_{DD} = 5.0 V, V_{SS} = 0 V unless otherwise specified)

ltem	Symbol	Co	ondition	Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	V_{DD}		2.7	5.0	5.5	V	_	
Current consumption	I _{DD}	Average value		_	1400.0	2000.0	μΑ	1
Current consumption during power-down	I _{DD2}	V _{CE} = V _{SS}		-	_	1	μΑ	6
		Nch open-drain output product	Output transistor Nch, I _{OUT} = 2 mA	Ι	_	0.4	V	2
Output voltage	Vouт	CMOS output	Output transistor Nch, IOUT = 2 mA	-	_	0.4	V	2
		product	Output transistor Pch, I _{OUT} = -2 mA	V _{DD} – 0.4	-	-	٧	3
Leakage current	I _{LEAK}	Nch open-drain ou Output transistor N	-	-	1	μΑ	4	
Awake mode time	t _{AW}		_			_	μs	_
Sleep mode time	t _{SL}		-		0	_	μs	_
Operating cycle	tcycle	t _{AW} + t _{SL}		-	50	100	μs	_
Enabling pin input voltage "L"	V _{CEL}		_	_	-	V _{DD} × 0.3	٧	_
Enabling pin input voltage "H"	V _{CEH}		-	V _{DD} × 0.7	_	-	٧	_
Enabling pin input current "L"	ICEL	V _{DD} = 5.0 V, V _{CE} =	0 V	-1	-	1	μΑ	7
Enabling pin input current "H"	Ісен	V _{DD} = 5.0 V, V _{CE} = 5.0 V		-1	-	1	μΑ	8
Power-down transition time	toff	_		-	-	100	μs	-
Enable transition time	t _{ON}	_		-	-	100	μs	_
Output logic update time after inputting "H" to enabling pin	t _{OE}		_	-	-	200	μs	-

■ Magnetic Characteristics

1. Product with $B_{OP} = 0.8 \text{ mT typ.}$

Table 16

(Ta = +25°C, V_{DD} = 5.0 V, V_{SS} = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	Вор	_	0.1	0.8	1.5	mT	5
Release point*2	N pole	B _{RP}	_	-1.5	-0.8	-0.1	mT	5
Hysteresis width*3		Внуѕ	B _{HYS} = B _{OP} - B _{RP}	_	1.6	_	mT	5

2. Product with $B_{OP} = 1.8 \text{ mT typ.}$

Table 17

(Ta = +25°C, V_{DD} = 5.0 V, V_{SS} = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	Вор	_	0.9	1.8	2.7	mT	5
Release point*2	N pole	B _{RP}	_	-2.7	-1.8	-0.9	mT	5
Hysteresis width*3		B _H ys	B _H ys = B _{OP} - B _{RP}	_	3.6	ı	mT	5

3. Product with $B_{OP} = 3.0 \text{ mT typ.}$

Table 18

(Ta = +25°C, V_{DD} = 5.0 V, V_{SS} = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	Вор	_	1.4	3.0	4.0	mT	5
Release point*2	N pole	B _{RP}	_	-4.0	-3.0	-1.4	mT	5
Hysteresis width*3	•	B _H ys	B _{HYS} = B _{OP} - B _{RP}	-	6.0	-	mT	5

4. Product with $B_{OP} = 7.0 \text{ mT typ.}$

Table 19

(Ta = +25°C, V_{DD} = 5.0 V, V_{SS} = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	Вор	_	5.0	7.0	8.5	mT	5
Release point*2	N pole	B _{RP}	_	-8.5	-7.0	-5.0	mT	5
Hysteresis width*3		Внуѕ	$B_{HYS} = B_{OP} - B_{RP}$	_	14.0	ı	mT	5

^{*1.} Bop: Operation point

BOP is the value of magnetic flux density when the output voltage (Vout) changes after the magnetic flux density applied to this IC by the magnet (S pole) is increased (by moving the magnet closer).

V_{OUT} retains the status until a magnetic flux density of the N pole higher than B_{RP} is applied.

*2. BRP: Release point

 B_{RP} is the value of magnetic flux density when the output voltage (V_{OUT}) changes after the magnetic flux density applied to this IC by the magnet (N pole) is increased (by moving the magnet closer).

Vout retains the status until a magnetic flux density of the S pole higher than BOP is applied.


*3. B_{HYS}: Hysteresis width


 B_{HYS} is the difference between B_{OP} and B_{RP} .

Remark The unit of magnetic density mT can be converted by using the formula 1 mT = 10 Gauss.

■ Test Circuits

1. Product without power-down function





***1.** Resistor (R) is unnecessary for the CMOS output product.

Figure 7 Test Circuit 1

Figure 8 Test Circuit 2




Figure 9 Test Circuit 3






Figure 10 Test Circuit 4




***1.** Resistor (R) is unnecessary for the CMOS output product.

Figure 11 Test Circuit 5

2. Product with power-down function (SNT-4A)





***1.** Resistor (R) is unnecessary for the CMOS output product.

Figure 12 Test Circuit 1

Figure 13 Test Circuit 2






Figure 14 Test Circuit 3

Figure 15 Test Circuit 4





***1.** Resistor (R) is unnecessary for the CMOS output product.

Figure 16 Test Circuit 5

***1.** Resistor (R) is unnecessary for the CMOS output product.

Figure 17 Test Circuit 6





Figure 18 Test Circuit 7

Figure 19 Test Circuit 8

■ Standard Circuits


1. Product without power-down function



*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 20

2. Product with power-down function (SNT-4A)



*1. Resistor (R) is unnecessary for the CMOS output product.


Figure 21

Caution The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.

■ Operation

1. Direction of applied magnetic flux

This IC detects the magnetic flux density which is vertical to the marking surface. **Figure 22** and **Figure 23** show the direction in which magnetic flux is being applied.



2. Position of Hall sensor

Figure 24 and Figure 25 show the position of Hall sensor.

The center of this Hall sensor is located in the area indicated by a circle, which is in the center of a package as described below.

The following also shows the distance (typ. value) between the marking surface and the chip surface of a package.

2. 1 SOT-23-3 Top view The center of Hall sensor; in this φ 0.3 mm The center of Hall sensor; in this φ 0.3 mm Top view The center of Hall sensor; in this φ 0.3 mm 1 0.16 mm typ. Figure 24 Figure 25

3. Basic operation

This IC changes the output voltage (V_{OUT}) according to the level of the magnetic flux density and a polarity change (N pole or S pole) applied by a magnet.

Definition of the magnetic field is performed every operating cycle indicated in "

Electrical Characteristics".

3. 1 Product with Vout = "L" at S pole detection

When the magnetic flux density of the S pole perpendicular to the marking surface exceeds the operation point (BoP) after the S pole of a magnet is moved closer to the marking surface of this IC, V_{OUT} changes from "H" to "L". When the N pole of a magnet is moved closer to the marking surface of this IC and the magnetic flux density of the N pole is higher than the release point (BRP), V_{OUT} changes from "L" to "H". In case of $B_{RP} < B < B_{OP}$, V_{OUT} retains the status.

Figure 26 shows the relationship between the magnetic flux density and Vout.




Figure 26

3. 2 Product with V_{OUT} = "H" at S pole detection

When the magnetic flux density of the S pole perpendicular to the marking surface exceeds B_{OP} after the S pole of a magnet is moved closer to the marking surface of this IC, V_{OUT} changes from "L" to "H". When the N pole of a magnet is moved closer to the marking surface of this IC and the magnetic flux density of the N pole is higher than B_{RP} , V_{OUT} changes from "H" to "L". In case of $B_{RP} < B < B_{OP}$, V_{OUT} retains the status.

Figure 27 shows the relationship between the magnetic flux density and Vout.




Figure 27


20 ABLIC Inc.

■ Precautions

- If the impedance of the power supply is high, the IC may malfunction due to a supply voltage drop caused by feed-through current. Take care with the pattern wiring to ensure that the impedance of the power supply is low.
- Note that the IC may malfunction if the power supply voltage rapidly changes.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- Large stress on this IC may affect the magnetic characteristics. Avoid large stress which is caused by bend and distortion during mounting the IC on a board or handle after mounting.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.


■ Power Dissipation

SOT-23-3



Board	Power Dissipation (P _D)
Α	0.50 W
В	0.61 W
С	_
D	_
Е	_


SNT-4A



Board	Power Dissipation (P _D)
Α	0.33 W
В	0.41 W
С	_
D	_
E	_

SOT-23-3/3S/5/6 Test Board

(1) Board A





Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		2
	1	Land pattern and wiring for testing: t0.070
Coppor foil lover [mm]	2	-
Copper foil layer [mm] 3		-
4		74.2 x 74.2 x t0.070
Thermal via		-

(2) Board B




Item		Specification			
Size [mm]		114.3 x 76.2 x t1.6			
Material		FR-4			
Number of copper foil layer		1			
	1	Land pattern and wiring for testing: t0.070			
Copper foil layer [mm]	2	74.2 x 74.2 x t0.035			
Copper foil layer [min]	3	74.2 x 74.2 x t0.035			
4		74.2 x 74.2 x t0.070			
Thermal via		-			

No. SOT23x-A-Board-SD-2.0

SNT-4A Test Board

(1) Board A






ltem		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil la	ayer	2
	1	Land pattern and wiring for testing: t0.070
Copper foil layer [mm]	2	-
Copper foil layer [ITIII]	3	-
4		74.2 x 74.2 x t0.070
Thermal via		-


(2) Board B




Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-

No. SNT4A-A-Board-SD-1.0









No. MP003-C-P-SD-1.1


TITLE	SOT233-C-PKG Dimensions	
No.	MP003-C-P-SD-1.1	
ANGLE	\$	
UNIT	mm	
ABLIC Inc.		
ADLIC IIIC.		







No. MP003-C-C-SD-2.0

SOT233-C-Carrier Tape		
MP003-C-C-SD-2.0		
mm		
ABLIC Inc.		




TITLE		so	Г233-С-	Reel
No.		MP00	3-Z-R-SD)-2.0
ANGLE			QTY.	3,000
UNIT	mm			
ABLIC Inc.				






No. PF004-A-P-SD-6.0


TITLE	SNT-4A-A-PKG Dimensions	
No.	PF004-A-P-SD-6.0	
ANGLE	\$ = 3	
UNIT	mm	
ABLIC Inc.		






No. PF004-A-C-SD-2.0

TITLE	SNT-4A-A-Carrier Tape	
No.	PF004-A-C-SD-2.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		



No. PF004-A-R-SD-2.0

TITLE	SNT-	4A-A-Re	el
No.	PF004-	-A-R-SD-2	2.0
ANGLE		QTY.	5,000
UNIT	mm		
ABLIC Inc.			



- %1. ランドパターンの幅に注意してください (0.25 mm min. / 0.30 mm typ.)。 %2. パッケージ中央にランドパターンを広げないでください (1.10 mm ~ 1.20 mm)。
- 注意 1. パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
 - 2. パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から0.03 mm 以下にしてください。
 - 3. マスク開口サイズと開口位置はランドパターンと合わせてください。
 - 4. 詳細は "SNTパッケージ活用の手引き"を参照してください。
- ※1. Pay attention to the land pattern width (0.25 mm min. / 0.30 mm typ.).
- ※2. Do not widen the land pattern to the center of the package (1.10 mm to 1.20 mm).
- Caution 1. Do not do silkscreen printing and solder printing under the mold resin of the package.
 - 2. The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface.
 - 3. Match the mask aperture size and aperture position with the land pattern.
 - 4. Refer to "SNT Package User's Guide" for details.
- ※1. 请注意焊盘模式的宽度 (0.25 mm min. / 0.30 mm typ.)。
- ※2. 请勿向封装中间扩展焊盘模式 (1.10 mm ~ 1.20 mm)。
- 注意 1. 请勿在树脂型封装的下面印刷丝网、焊锡。
 - 2. 在封装下、布线上的阻焊膜厚度 (从焊盘模式表面起) 请控制在 0.03 mm 以下。
 - 3. 钢网的开口尺寸和开口位置请与焊盘模式对齐。
 - 4. 详细内容请参阅 "SNT 封装的应用指南"。

No. PF004-A-L-SD-4.1

TITLE	SNT-4A-A -Land Recommendation	
No.	PF004-A-L-SD-4.1	
ANGLE		
UNIT	mm	
ABLIC Inc.		

Disclaimers (Handling Precautions)

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
 - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

