

March 2012

# FAN3850T Microphone Pre-Amplifier with Temperature Compensation and Digital Output

#### **Features**

- Optimized for Mobile Handset and Notebook PC Microphone Applications
- Accepts Input from Electret Condenser Microphones
- Pulse Density Modulation (PDM) Output
- Standard 5-Wire Digital Interface
- Amplifier Gain: 15.7dB or 13.7dB
- Negative Temperature Coefficient to Compensate for ECM Positive Temperature Coefficient
- Low Input Capacitance, High PSR, 20kHz Pre-Amplifier
- Low-Power, 1.5µA Sleep Mode
- Typical 420µA Supply Current
- Signal to Noise Ratio of 62.4dB(A)
- Total Harmonic Distortion: 0.01%
- Input Clock Frequency Range of 1-4MHz
- Integrated Low Drop-Out Regulator (LDO)
- Small 1.26mm x 0.86mm 6-Ball WLCSP

# **Applications**

- Electret Condenser Microphones with Digital Output
- Mobile Handsets
- Headset Accessories
- Personal Computers (PC)

# Description

The FAN3850T integrates a pre-amplifier, LDO, and Analog-to-Digital Converter (ADC) to convert Electret Condenser Microphone (ECM) outputs to digital Pulse Density Modulation (PDM) data streams. The pre-amplifier accepts analog signals from the ECM and drives an over-sampled sigma delta ADC and outputs PDM data. The PDM digital audio has the advantage of noise rejection and interface-to-mobile handset processors.

The FAN3850T is powered from the system supply rails up to 3.63V, with a low power consumption of only 0.85mW, and less than  $20\mu W$  in Power-Down Mode. The device compensates for the temperature variation of the microphone element to achieve a flat sensitivity response over-temperature.




Figure 1. Block Diagram

# **Ordering Information**

| Part Number     | Gain<br>Option | Operating<br>Temperature Range | Package                        | Packing<br>Method |
|-----------------|----------------|--------------------------------|--------------------------------|-------------------|
| FAN3850TUC15X35 | 15.7dB         | -30°C to +85°C                 | 6-Ball, Wafer-Level Chip-Scale | 3000 Unit         |
| FAN3850TUC13X35 | 13.7dB         | -30 0 10 +63 0                 | Package (WLCSP)                | Tape & Reel       |

#### Note:

1. Alternate gain options and temperature coefficient slopes are possible. Please contact a Fairchild representative.

# **Pin Configuration**




Figure 2. Pin Configuration (Top View)

# **Pin Definitions**

| Pin# | Name   | Туре   | Description                         |
|------|--------|--------|-------------------------------------|
| A1   | CLOCK  | Input  | Clock Input                         |
| B1   | GND    | Input  | Ground Pin                          |
| C1   | DATA   | Output | PDM Output – 1-Bit ADC              |
| A2   | SELECT | Input  | Rising or Falling Clock-Edge Select |
| B2   | INPUT  | Input  | Microphone Input                    |
| C2   | VDD    | Input  | Device Power Pin                    |

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol   | Parameter  | Min. | Max.                 | Unit |
|----------|--|------|----------------------|------|
| $V_{DD}$ | DC Supply Voltage  | -0.3 | 4.0                  | V    |
| $V_{IO}$ | Analog and Digital I/O   | -0.3 | V <sub>CC</sub> +0.3 | V    |
| ESD      | Human Body Model, JESD22-A114 <sup>(2)</sup> ,<br>All Pins Except Microphone Input | ±7   |                      | kV   |
| E2D      | Human Body Model, JESD22-A114 <sup>(2)</sup> , Microphone Input                    | ±300 |                      | V    |

#### Note:

This device is fabricated using CMOS technology and is therefore susceptible to damage from electrostatic discharges. Appropriate precautions must be taken during handling and storage of this device to prevent exposure to ESD.

# **Reliability Information**

| Symbol              | Parameter  | Min. | Тур. | Max. | Unit |
|---------------------|--|------|------|------|------|
| $T_J$               | Junction Temperature   |      |      | +150 | °C   |
| T <sub>STG</sub>    | Storage Temperature Range  | -65  |      | +125 | °C   |
| T <sub>REFLOW</sub> | Peak Reflow Temperature  |      |      | +260 | °C   |
| $\Theta_{JA}$       | Thermal Resistance, JEDEC Standard,<br>Multilayer Test Boards, Still Air |      | 90   |      | °C/W |

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol              | Parameter                   | Min. | Тур. | Max. | Unit |
|---------------------|-----------------------------|------|------|------|------|
| T <sub>A</sub>      | Operating Temperature Range | -30  |      | +85  | °C   |
| $V_{DD}$            | Supply Voltage Range        | 1.64 | 1.80 | 3.63 | V    |
| t <sub>RF-CLK</sub> | Clock Rise and Fall Time    |      |      | 10   | ns   |

## **Electrical Characteristics**

Unless otherwise specified, all limits are guaranteed for  $T_A$ =25°C,  $V_{DD}$ =1.8V,  $V_{IN}$ =94dB (SPL),  $f_{CLK}$ =2.4MHz, duty cycle = 50%, and  $C_{MIC}$ =15pF.

| Symbol              | Parameter  | Condition   | Min.                 | Тур.   | Max.                 | Unit          |
|---------------------|--|---|----------------------|--------|----------------------|---------------|
| $V_{DD}$            | Supply Voltage Range                                   |   | 1.64                 | 1.80   | 3.63                 | V             |
| I <sub>DD</sub>     | Supply Current   | INPUT=AC Coupled to GND,<br>CLOCK=On, No Load   |                      | 420    |                      | μA            |
| I <sub>SLEEP</sub>  | Sleep Mode Current                                     | f <sub>CLK</sub> =GND   |                      | 1.4    | 8.0                  | μΑ            |
| PSR                 | Power Supply Rejection <sup>(7)</sup>                  | INPUT=AC Coupled to GND, Test<br>Signal on V <sub>DD</sub> =217Hz Square<br>Wave and Broad Band Noise <sup>(3)</sup><br>both 100mV <sub>P-P</sub> |                      | -80    |                      | dBFS          |
| IN <sub>NOM</sub>   | Nominal Sensitivity <sup>(4)</sup>                     | INPUT=94dBSPL   |                      | -26    |                      | dBFS          |
| SNR                 | Signal-to-Noise Ratio                                  | f <sub>IN</sub> =1kHz 1Pa, A-Weighted   |                      | 62.4   |                      | dB(A)         |
| e <sub>N</sub>      | Input Referred Noise <sup>(7)</sup>                    | 20Hz to 20kHz, A-Weighted 15.7dB Gain   |                      | 5.3    | 8.6                  | $\mu V_{RMS}$ |
| THD                 | Total Harmonic Distortion <sup>(5)</sup>               | f <sub>IN</sub> =1kHz, INPUT=-26dBFS  |                      | 0.01   | 0.10                 | %             |
|                     |  | $50Hz \le f_{IN} \le 1kHz$ , INPUT=-20dBFS  |                      | 0.2    | 1.0                  |               |
| THD+N               | THD and Noise <sup>(7)</sup>                           | f <sub>IN</sub> =1kHz, INPUT=-5dBFS   |                      | 1.0    | 5.0                  | %             |
|                     |  | f <sub>IN</sub> =1kHz, INPUT=0dBFS  |                      | 5.0    | 10.0                 |               |
| tc                  | Temperature Coefficient <sup>(7,11)</sup>              | Gain Measured at 50°C and -10°C   |                      | -0.035 |                      | dB/°C         |
| C <sub>IN</sub>     | Input Capacitance <sup>(7,11)</sup>                    | INPUT   |                      | 0.2    |                      | pF            |
| R <sub>IN</sub>     | Input Resistance <sup>(7,11)</sup>                     | INPUT   | >100                 |        |                      | GΩ            |
| V <sub>IL</sub>     | CLOCK & SELECT Input,<br>Logic LOW Level               |   |                      |        | 0.3                  | V             |
| V <sub>IH</sub>     | CLOCK & SELECT Input,<br>Logic HIGH Level              |   | 1.5                  |        | V <sub>DD</sub> +0.3 | V             |
| V <sub>OL</sub>     | Data Output, Logic LOW<br>Level                        |   |                      |        | 0.35×V <sub>DD</sub> | V             |
| V <sub>OH</sub>     | Data Output, Logic HIGH<br>Level                       |   | 0.65×V <sub>DD</sub> | A      |                      | V             |
| $V_{\text{IN15dB}}$ | Maximum Input Signal for 15.7dB of Gain <sup>(5)</sup> | f <sub>IN</sub> =1 kHz, THD+N < 10%;<br>DC Level=0V   |                      |        | 503                  | $mV_{PP}$     |
| Vout                | Acoustic Overload Point <sup>(11)</sup>                | THD < 10%   | 120                  |        |                      | dBSPL         |

Continued on the following page...


## **Electrical Characteristics** (Continued)

Unless otherwise specified, all limits are guaranteed for  $T_A=25^{\circ}C$ ,  $V_{DD}=1.8V$ ,  $V_{IN}=94dB$  (SPL),  $f_{CLK}=2.4MHz$ , duty cycle = 50%, and  $C_{MIC}=15pF$ .

| Symbol                  | Parameter   | Condition   | Min. | Тур. | Max. | Unit |
|-------------------------|---|---|------|------|------|------|
| tA                      | Time from CLOCK Transition to Data Becoming Valid | On Falling Edge of CLOCK,<br>SELECT=GND, C <sub>LOAD</sub> =15pF              | 18   | 43   |      | ns   |
| t <sub>B</sub>          | Time from CLOCK Transition to Data Becoming Hi-Z  | On Rising Edge of CLOCK,<br>SELECT=GND, C <sub>LOAD</sub> =15pF               | 0    | 5    | 16   | ns   |
| t <sub>A</sub>          | Time from CLOCK Transition to Data Becoming Valid | On Rising Edge of CLOCK,<br>SELECT=V <sub>DD</sub> , C <sub>LOAD</sub> =15pF  | 18   | 56   |      | ns   |
| t <sub>B</sub>          | Time from CLOCK Transition to Data Becoming Hi-Z  | On Falling Edge of CLOCK,<br>SELECT=V <sub>DD</sub> , C <sub>LOAD</sub> =15pF | 0    | 5    | 16   | ns   |
| f <sub>CLK</sub>        | Input CLOCK Frequency <sup>(8)</sup>              | Active Mode   | 1.0  | 2.4  | 4.0  | MHz  |
| CLK <sub>dc</sub>       | CLOCK Duty Cycle <sup>(7)</sup>                   |   | 40   | 50   | 60   | %    |
| twakeup                 | Wake-Up Time <sup>(9)</sup>                       | f <sub>CLK</sub> =2.4MHz  |      | 0.35 | 2.00 | ms   |
| t <sub>FALLASLEEP</sub> | Fall-Asleep Time <sup>(10)</sup>                  | f <sub>CLK</sub> =2.4MHz  | 0    | 0.01 | 1.00 | ms   |
| C <sub>LOAD</sub>       | Load Capacitance on Data                          |   |      |      | 100  | pF   |

#### Notes:

- 3. Pseudo-random noise with triangular probability density function. Bandwidth up to 10MHz.
- 4. Assumes 120dB(SPL) is mapped to 0dBFS.
- 5. Assumes an input -41, or -38dBV, depending on the part-specific gain.
- 6. Verified by design simulation, showing idle tones and low noise level modulation to be typical 96dB.
- 7. Guaranteed by characterization.
- 8. All parameters are tested at 2.4MHz. Frequency range guaranteed by characterization.
- 9. Device wakes up when fclk ≥ 300kHz.
- 10. Device falls asleep when fclk ≤ 70kHz.
- 11. Guaranteed by design.
- 12. Temperature coefficient is calculated by measuring gain in db at 50°C and -10°C and dividing by 60 (Gain(50°C) Gain(-10°C)/60).



t<sub>A</sub> – Microphone delay from clock edge to data assertion

t<sub>B</sub> - Microphone delay from clock edge to high impedance state

Figure 3. Interface Timing

## **Typical Performance Characteristics**

Unless otherwise specified, all limits are guaranteed for  $T_A$ =25°C,  $V_{DD}$ =1.8V,  $V_{IN}$ =94dB(SPL),  $f_{CLK}$ =2.4MHz, and duty cycle=50%.




Figure 4. THD, SINAD, and SNR vs. Input Amplitude




Figure 5. THD, SINAD, and SNR vs. Output Level




Figure 6. Gain vs. Temperature (~.035db/°C)(1)

### Note:

13. Alternate temperature coefficient slopes are possible. Please contact a Fairchild representative.

# **Applications Information**




Figure 7. Mono Microphone Application Circuit




Figure 8. Stereo Microphone Application Circuit




Figure 9. MIC Element Drawing


# **Applications Information**


A  $0.1\mu F$  decoupling capacitor is required for  $V_{DD}$ . It can be located either inside the microphone or on the PCB very close to the VDD pin.


Due to high input impedance, careful consideration should be taken to remove all flux used during the reflow soldering process. A  $100\Omega$  resistance is recommended on the clock output of the device driving the FAN3850T to minimize ringing and improve signal integrity.

For optimal PSR, route a trace to the VDD pin. Do not place a  $V_{\text{DD}}$  plane under the device.

## **Physical Dimensions**








RECOMMENDED LAND PATTERN (NSMD)





#### NOTES:

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- D. DATUM C, THE SEATING PLANE IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- E\_PACKAGE TYPICAL HEIGHT IS 273 MICRONS ±23 MICRONS (254-300 MICRONS).
- F. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
- G. DRAWING FILENAME: UC006AHrev3.

Figure 10. 6-Ball, Wafer-Level Chip-Scale Package (WLCSP)

Table 1. Product-Specific Dimensions

| D                              | E       | Х       | Y       |  |  |
|--------------------------------|---------|---------|---------|--|--|
| 1.260mm                        | 0.860mm | 0.145mm | 0.145mm |  |  |
| Ball Composition: SN97.5-Ag2.5 |         |         |         |  |  |

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ F-PFS™ AccuPower™ FRFET® Global Power Resource<sup>SM</sup> AX-CAPTM GreenBridge™ BitSiC™ Green FPS™ Build it Now™ Green FPS™ e-Series™ CorePLUS™ CorePOWER™ Gmax™ GTO™ **CROSSVOLT** IntelliMAX™ CTI™ ISOPLANAR™ Current Transfer Logic™

DEUXPEED<sup>®</sup> Making Small Speakers Sound Louder
Dual Cool™ and Better™
EcoSPARK<sup>®</sup> MegaBuck™
EfficientMax™ MICROCOUPLER™

ESBC™ MicroFET™
MicroPak™
MicroPak™
MicroPak™
MicroPak™
MicroPak™
MillerDrive™
MotionMax™
MotionSPM™
FACT®
FAST®
OptoHiT™

MicroFET™
MicroPak™
MillerDrive™
MotionMax™
MotionSPM™
MotionSP

FastvCore™ OptoHiT™
FastvCore™ OPTOLOGIC®
FETBench™ OPTOPLANAR®
FlashWriter®\*
FPS™

PowerTrench® PowerXS™

Programmable Active Droop™

QFET<sup>®</sup>
QS™
Quiet Series™
RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SuperSOT™-8
SuperMOS®
SyncFET™
Sync-Lock™

System
General®\*

The Power Franchise®

the Well'
franchise

TinyBoost™
TinyBuck™
TinyCalc™
TinyCopto®
TinyPower™
TinyPower™
TinyPower™
TinyPower™
TinyPwM™
TinyWire™
TranSic™
TriFault Detect™
TRUECURRENT®\*
µSerDes™

SerDes\*
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a)
  are intended for surgical implant into the body or (b) support or
  sustain life, and (c) whose failure to perform when properly used in
  accordance with instructions for use provided in the labeling, can be
  reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

| Definition of Terms             |                       |   |
|---------------------------------|-----------------------|---|
| <b>Datasheet Identification</b> | Product Status        | Definition  |
| Advance Information             | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.   |
| Preliminary                     | First Production      | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed        | Full Production       | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.   |
| Obsolete                        | Not In Production     | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.  |

Rev. I61

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.