250 V / 500 V High Voltage 3-phase Motor Drivers **SX68000MH Series**



Description

Package

SOP36

The SX68000MH series are high voltage 3-phase motor drivers in which transistors, a pre-drive circuit, and bootstrap circuits (diodes and resistors) are highly integrated.

These products can optimally control the inverter systems of low- to medium-capacity motors that require universal input standards.

Features

- \bullet Built-in Bootstrap Diodes with Current Limiting Resistors (60 $\Omega)$
- CMOS-compatible Input (3.3 V or 5 V)
- Pb-free (RoHS Compliant)
- Fault Signal Output at Protection Activation (FO Pin)
- High-side Shutdown Signal Input (SD Pin)
- Protections Include: Overcurrent Limit (OCL): Auto-restart Overcurrent Protection (OCP): Auto-restart Undervoltage Lockout for Power Supply High-side (UVLO_VB): Auto-restart Low-side (UVLO_VCC): Auto-restart Thermal Shutdown (TSD): Auto-restart

Typical Application



Selection Guide

V _{DSS}	Io	Part Number
250 V 🔨	2.0 A	SX68001MH
500 V	2.5 A	SX68003MH
. P Y		

Applications

- Fan Motor for Air Conditioner
- Fan Motor for Air Purifier and Electric Fan



Contents

Description	1
Contents	2
1. Absolute Maximum Ratings	4
2. Recommended Operating Conditions	5
3. Electrical Characteristics	
3.1 Characteristics of Control Parts	6
 3.2 Bootstrap Diode Characteristics 3.3 Thermal Resistance Characteristics 	7
 3.3 Thermal Resistance Characteristics 3.4 Transistor Characteristics 	
3.4.1 SX68001MH	8
3.4.2 SX68003MH	9
4. Mechanical Characteristics	9
5. Truth Table	10
 Block Diagram 	
7. Pin Configuration Definitions	11
7. Pin Configuration Definitions	12
 7. The Configuration Definitions	13
9. Physical Dimensions	14
10. Marking Diagram	15
11. Functional Descriptions 11.1 Turning On and Off the IC	
11.1 Turning On and Off the IC	16
11.2 Pin Descriptions	16
11.2.1 U, V, V1, V2, W1, and W2	16
11.2.2 VB1, VB2, VB31, and VB32	16
11.2.3 VCC1 and VCC2	
11.2.4 COM1 and COM2 11.2.5 REG	17
11.2.6 HIN1, HIN2, and HIN3; LIN1, LIN2, and LIN3	
11.2.7 VBB1 and VBB2	
11.2.9 OCL	
11.2.10 SD	
11.2.11 FO	
11.3 Protections	19
11.3.1 Fault Signal Output	
11.3.2 Shutdown Signal Input	
11.3.3 Undervoltage Lockout for Power Supply (UVLO)	20
11.3.4 Overcurrent Limit (OCL)	
11.3.5Overcurrent Protection (OCP)11.3.6Thermal Shutdown (TSD)	22
12. Design Notes	
12.1 PCB Pattern Layout	
12.2 Considerations in IC Characteristics Measurement	
13. Calculating Power Losses and Estimating Junction Temperature	24
13.1 Power MOSFET	
13.1.1 Power MOSFET Steady-state Loss, PRON	24
13.1.2 Power MOSFET Switching Loss, P _{SW}	25
 13.1.3 Body Diode Steady-state Loss, P_{SD} 13.1.4 Estimating Junction Temperature of Power MOSFET 	25
14. Performance Curves	26

15. Patterr	Layout Example	2			
l6. Typica	Motor Driver A	pplication			
-				entre	and the second
			ed for		
	cor	httpente			
K	80				

1. Absolute Maximum Ratings

Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); current coming out of the IC (sourcing) is negative current (–).

Parameter	Symbol	Conditions	Rating	Unit	Remarks
Power MOSFET	V	$V_{CC} = 15 \text{ V}, I_D = 100 \ \mu\text{A},$	250	v	SX68001MH
Breakdown Voltage	V_{DSS}	$V_{IN} = 0 V$	500	v	SX68003MH
	V _{CC}	VCC1–COM1, VCC2–COM2	20		
Logic Supply Voltage	V_{BS}	VB1–U; VB2–V, VB2–V1; VB31–W1, VB32–W1	20	V	n ^s
Output Current (DC) (1)	т	$T_{\rm C} = 25 \ ^{\circ}{\rm C}, \ T_{\rm J} < 150 \ ^{\circ}{\rm C}$	2	A	SX68001MH
Output Current (DC) ⁽¹⁾	Io	1C = 25°C, 11 < 150°C	2.5		SX68003MH
Output Cumont (Dulas)	I _{OP}	$T_{\rm C} = 25 \ ^{\circ}{\rm C}, \ T_{\rm J} < 150 \ ^{\circ}{\rm C},$	3		SX68001MH
Output Current (Pulse)		$P_W \le 100 \ \mu s$	3.75	A	SX68003MH
Regulator Output Current	I _{REG}		35	mA	
Input Voltage	V _{IN}	HINx, LINx, FO, SD	-0.5 to 7	V	
Allowable Power Dissipation	P _D	$T_{\rm C} = 25 \ ^{\circ}{\rm C}$	3	W	
Operating Case Temperature ⁽²⁾	T _{C(OP)}	602	-20 to 100	°C	
Junction Temperature ⁽³⁾	TJ		150	°C	
Storage Temperature	T _{STG}		-40 to 150	°C	

Unless specifically noted, $T_A = 25$ °C, COM1 = COM2 = COM.

⁽¹⁾ Should be derated depending on an actual case temperature. See Section 14.4.

⁽²⁾ Refers to a case temperature measured during IC operation.

(3) Refers to the junction temperature of each chip built in the IC, including the control IC, transistors, and fast recovery diodes.

2. Recommended Operating Conditions

Unless specifically noted, Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Remarks
		VBBx-LS		150	200		SX68001MH
Main Supply Voltage	V_{DC}	VBBx-LS		300	400	V	SX68003MH
	V _{CC}	VCC1–COM1, VCC2–COM2	13.5		16.5	V	
Logic Supply Voltage	V_{BS}	VB1–U; VB2–V, VB2–V1; VB31–W1, VB32–W1	13.5		16.5	V	
Input Voltage (HINx, LINx, SD, FO)	V _{IN}		0		5.5	v	5
Minimum Input Pulse	t _{IN(MIN)ON}		0.5	—	—	μs	<u>)</u>
Width	t _{IN(MIN)OFF}		0.5	_		μs	<i>«</i>
Dead Time of Input Signal	t _{DEAD}		1.5			μs	
FO Pin Pull-up Resistor	$R_{\rm FO}$		3.3	-1	10	kΩ	
FO Pin Pull-up Voltage	$V_{\rm FO}$		3.0		5.5	V	
FO Pin Noise Filter Capacitor	C _{FO}		0.001		0.01	μF	
Bootstrap Capacitor	CBOOT		1		_	μF	
Shunt Resistor	D.	$I_P \leq 3 A$	0.37	_	_	Ω	SX68001MH
Shuht Resistor	R _S	$I_P \leq 3.75 \text{ A}$	0.3	_	_	52	SX68003MH
RC Filter Resistor	Ro				100	Ω	
RC Filter Capacitor	Co		1000		10000	pF	
PWM Carrier Frequency	\mathbf{f}_{C}				20	kHz	
Operating Case Temperature	T _{C(OP)}				100	°C	
totR	ecom						

Unless specifically noted, COM1 = COM2 = COM.

3. Electrical Characteristics

Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); current coming out of the IC (sourcing) is negative current (–).

Unless specifically noted, $T_A = 25$ °C, $V_{CC} = 15$ V, COM1 = COM2 = COM.

3.1 Characteristics of Control Parts

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Remarks
Power Supply Operation							
Logic Operation Start	V _{CC(ON)}	VCC1–COM1, VCC2–COM2	10.5	11.5	12.5	V	Ġ
Voltage	V _{BS(ON)}	VB1–U; VB2–V, VB2–V1; VB31–W1, VB32–W1	9.5	10.5	11.5	v	
Logic Operation Stop	V _{CC(OFF)}	VCC1–COM1, VCC2–COM2	10.0	11.0	12.0	V	
Logic Operation Stop Voltage	V _{BS(OFF)}	VB1–U; VB2–V, VB2–V1; VB31–W1, VB32–W1	9.0	10.0	11.0	v	
	Icc	$I_{REG} = 0 A$		4.6	8.5	mA	
Logic Supply Current	I _{BS}	HINx = 5 V; VBx pin current in 1-phase operation		140	400	μΑ	
Input Signal		Ç	07				
High Level Input Threshold Voltage (HINx, LINx, SD)	V _{IH}	Output ON	_	2.0	2.5	v	
Low Level Input Threshold Voltage (HINx, LINx, SD)	V _{IL}	Output OFF	1.0	1.5		V	
FO Pin High Level Input Threshold Voltage	V _{IH(FO)}	Output ON		2.0	2.5	v	
FO Pin Low Level Input Threshold Voltage	V _{IL(FO)}	Output OFF	1.0	1.5	_	v	
High Level Input Current (HINx, LINx)	III	$V_{IN} = 5 V$		230	500	μΑ	
Low Level Input Current (HINx, LINx)	IIL	$V_{IN} = 0 \ V$	—	—	2	μΑ	
Fault Signal Output	-						
FO Pin Voltage at Fault Signal Output	V _{FOL}	$V_{FO} = 5 \ V, \ R_{FO} = 10 \ k\Omega$	0		0.5	V	
FO Pin Voltage in Normal Operation	V _{FOH}	$V_{FO} = 5 \text{ V}, R_{FO} = 10 \text{k}\Omega$	4.8		_	V	
Protection							
OCL Pin Output Voltage (L)	V _{OCL(L)}		0		0.5	V	
OCL Pin Output Voltage (H)	V _{OCL(H)}		4.5		5.5	V	
Current Limit Reference Voltage	V _{LIM}		0.6175	0.6500	0.6825	V	
OCP Threshold Voltage	V _{TRIP}		0.9	1.0	1.1	V	
OCP Hold Time	tP		20	25		μs	

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Remarks
OCP Blanking Time	t _{BK(OCP)}			2	3.5	μs	
Current Limit Blanking Time	t _{BK(OCL)}		_	2	3.5	μs	
TSD Operating Temperature	T _{DH}	$I_{REG} = 0 \text{ mA}$; without heatsink	135	150	165	°C	
TSD Releasing Temperature	T _{DL}	$I_{REG} = 0 \text{ mA}$; without heatsink	105	120	135	°C	
Regulator Output Voltage	V _{REG}	$I_{REG} = 0 \text{ mA to } 35 \text{ mA}$	6.75	7.5	8.25	V	

3.2 Bootstrap Diode Characteristics

		1					
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Remarks
Bootstrap Diode Leakage	т	$V_R = 250 V$			10		SX68001MH
Current	$V_{R} = 500 V$	_	_	10 µA		SX68003MH	
Bootstrap Diode Forward	V _{FB}	$I_{FB} = 0.15 \text{ A}$		1.0	1.3	V	
Voltage	. 15	-10 -10					
Bootstrap Diode Series Resistor	R _{BOOT}		48	60	72	Ω	

3.3 Thermal Resistance Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Remarks
Junction-to-Case Thermal Resistance ⁽¹⁾	R _{J-C}	All power MOSFETs operating ⁽²⁾	_		10	°C/W	
Junction-to-Ambient Thermal Resistance	R_{J-A}	All power MOSFETs operating ⁽²⁾			35	°C/W	

⁽¹⁾ Refers to a case temperature at the measurement point described in Figure 3-1.

⁽²⁾ Mounted on a CEM-3 glass (1.6 mm in thickness, 35 µm in copper foil thickness), and measured under natural air cooling without silicone potting.





3.4 Transistor Characteristics

Figure 3-2 provides the definitions of switching characteristics described in this and the following sections.



Figure 3-2. Switching Characteristics Definitions

3.4.1 SX68001MH

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Drain-to-Source Leakage Current	I _{DSS}	$V_{DS} = 250 \text{ V}, V_{IN} = 0 \text{ V}$	_	_	100	μA
Drain-to-Source On-resistance	R _{DS(ON)}	$I_D = 1.0 \text{ A}, V_{IN} = 5 \text{ V}$	_	1.25	1.5	Ω
Source-to-Drain Diode Forward Voltage	V _{SD}	$I_{SD} = 1.0 \text{ A}, V_{IN} = 0 \text{ V}$		1.1	1.5	V
High-side Switching						
Source-to-Drain Diode Reverse Recovery Time	t _{rr}	$V_{DC} = 150 V,$		75		ns
Turn-on Delay Time	t _{d(on)}	$V_{CC} = 15 \text{ V},$ $I_D = 1.0 \text{ A},$		800		ns
Rise Time	t _r	$V_{IN} = 0 \rightarrow 5 \text{ V or } 5 \rightarrow 0 \text{ V},$	_	45		ns
Turn-off Delay Time	t _{d(off)}	$T_J = 25 \ ^\circ C,$	_	720		ns
Fall Time	$t_{\rm f}$	inductive load	_	40		ns
Low-side Switching						
Source-to-Drain Diode Reverse Recovery Time	t _{rr}	$V_{DC} = 150 V,$	_	70		ns
Turn-on Delay Time	t _{d(on)}	$V_{CC} = 15 \text{ V},$ $I_D = 1.0 \text{ A},$	_	750		ns
Rise Time	t _r	$V_{IN} = 0 \rightarrow 5 \text{ V or } 5 \rightarrow 0 \text{ V},$		50		ns
Turn-off Delay Time	$t_{d(off)}$	$T_J = 25 \ ^\circ C$,		660		ns
Fall Time	t_{f}	inductive load		20		ns

3.4.2 SX68003MH

Parameter	Symbol		Conditions		Min.	Тур.		Max.	Unit
Drain-to-Source Leakage Curren		V _{DS} =	$500 \text{ V}, \text{ V}_{\text{IN}} =$	0 V				100	μΑ
Drain-to-Source On-resistance	R _{DS(ON)}		$.25 \text{ A}, \text{V}_{\text{IN}} = 5$			2.0		2.4	Ω
Source-to-Drain Diode Forw Voltage	. ,	I _{SD} =1	.25 A, $V_{IN} = 0$) V		1.0		1.5	V
High-side Switching									
Source-to-Drain Diode Reve Recovery Time	rse _{t_{rr}}	V _{DC} =	300 V,			135			ns
Turn-on Delay Time	t _{d(on)}		15 V,		_	940		-6	ns
Rise Time	t _r	$I_{D} = 1.25 \text{ A},$ $V_{IN} = 0 \rightarrow 5 \text{ V or } 5 \rightarrow 0 \text{ V},$ $T_{J} = 25 \text{ °C},$ inductive load				100			ns
Turn-off Delay Time	t _{d(off)}				_	975			ns
Fall Time	tf	induct	live load			45	5	_	ns
Low-side Switching									
Source-to-Drain Diode Reve Recovery Time	rse _{trr}	V _{DC} =	300 V,			135			ns
Turn-on Delay Time	t _{d(on)}	$V_{CC} =$ $I_D = 1$	15 V,	/		900		_	ns
Rise Time	t _r		$0 \rightarrow 5 \text{ V or } 5 - 5 \text{ V}$	→0 V,		105		_	ns
Turn-off Delay Time	$t_{d(off)}$	$T_J = 2$	5 °C, tive load		× _	905		_	ns
Fall Time	t _f	mauci		J		35		_	ns
4. Mechanical Characteristics									
Parameter	Conditions	U	Min.	Typ) .	Max.	U	Jnit	Remarks

4. **Mechanical Characteristics**

Parameter	Conditions	Min.	Тур.	Max.	Unit	Remarks
Package Weight		—	1.4	—	g	
Lot	Recom					
\rightarrow						

5. Truth Table

Table 5-1 is a truth table that provides the logic level definitions of operation modes.

In the case where HINx and LINx signals in each phase are high at the same time, both the high- and low-side transistors become on (simultaneous on-state). Therefore, HINx and LINx signals, the input signals for the HINx and LINx pins, require dead time setting so that such a simultaneous on-state event can be avoided.

After the IC recovers from a UVLO_VCC condition, the low-side transistors resume switching in accordance with the input logic levels of the LINx signals (level-triggered), whereas the high-side transistors resume switching at the next rising edge of an HINx signal (edge-triggered).

After the IC recovers from a UVLO_VB condition, the high-side transistors resume switching at the next rising edge of an HINx signal (edge-triggered).

Mode	HINx	LINx	High-side Transistor	Low-side Transistor
	L	L	OFF	OFF
Normal Operation	Н	L	ON	OFF
Normal Operation	L	Н	OFF	ON
	Н	Н	ON	ON
	L	L	OFF	OFF
Shutdown Signal Input	Н	L	ON	OFF
FO = "L"	L	L H OFF H H ON L L OFF H L ON L L OFF H L ON L H OFF H L OFF H H OFF H L OFF H L OFF H L OFF H H ON L H OFF H H OFF <t< td=""><td>OFF</td></t<>	OFF	
	Н	Н	ON	OFF
	L	L	OFF	OFF
Undervoltage Lockout for High-	Н	L	OFF	OFF
side Power Supply (UVLO_VB)	L	Н	OFF	ON
	Н	H	OFF	ON
	L	L	OFF	OFF
Undervoltage Lockout for Low-	Н	L	OFF	OFF
side Power Supply (UVLO_VCC)	L	Н	OFF	OFF
	Н	Н	OFF	OFF
	L	L	OFF	OFF
Overagement Protection (OCD)	Н	L	ON	OFF
Overcurrent Protection (OCP)	L	Н	OFF	OFF
	Н	Н	ON	OFF
	L	L	OFF	OFF
Overcurrent Limit (OCL)	Н	L	OFF	OFF
(OCL = SD)	L	Н	OFF	ON
	Н	Н	OFF	ON
	L	L	OFF	OFF
Thermal Shutdown (TSD)	Н	L	ON	OFF
Thermal Shutdown (TSD)	L	Н	OFF	OFF
	Н	Н	ON	OFF

Table 5-1. Truth Table for Operation Modes

G

6. Block Diagram





Pin Configuration Definitions 7.

VB2 VB2 VB2 Name Description 2 V 55 1 VB2 V-phase high-side floating supply volt input 3 VB2 34 2 V V-phase bootstrap capacitor connection 4 VCC1 33 3 — Pin removed 5 COM1 VB31 32 4 VCC1 High-side logic supply voltage input 6 HIN3 W1 31 6 HIN3 Logic input for V-phase high-side gate driv 8 HIN1 V1 29 8 HIN1 Logic input for V-phase high-side gate driv 9 SD 28 10 OCL OCL Verbase low-side gate driv 11 LIN2 25 11 LIN3 Logic input for V-phase low-side gate driv 12 LIN1 VB1 26 13 LIN1 LIN1 LiN2 14 REG U 23 16 VCC2 Low-side logic supply voltage input 14 REG U 23 16 VCC2 Low-side logic supply voltage input 15				Pin	Pin		
2 V 35 3 VBB2 34 4 VCC1 33 5 COM1 VB31 6 HIN3 W1 7 HIN3 W1 8 HIN1 V1 9 SD Compute for W-phase high-side gate drives for W-phase high-gate drives for W-phase high-gate drives for					Description		
3VBB2341VB2inputc C C C C C C C C C C C C C C C C C C C						V-phase high-side floating supply voltage	
3 VB2 34 2 V V-phase bootstrap capacitor connection 4 VCC1 33 3 - Pin removed 5 COM1 VB31 32 4 VCC1 High-side logic supply voltage input 6 HIN3 W1 31 5 COM1 High-side logic ground 6 HIN3 W1 31 6 HIN3 Logic input for V-phase high-side gate dri 7 HIN2 30 7 HIN2 Logic input for V-phase high-side gate dri 9 SD 28 HIN1 Logic input for V-phase high-side gate dri 9 SD 28 9 SD High-side shutdown signal input 10 OCL VB1 27 11 LIN3 Logic input for V-phase low-side gate driv 12 LIN2 25 IA REG Regulator output 15 COM2 13 LIN1 VB1 24 I6 VCC2 Low-side logic supply voltage input 14 REG VC2 V2 12 19 W2 W-phase output connected to				1	VB2		
5 COMI VB31 32 3 4 VCC1 High-side logic supply voltage input 6 HIN3 W1 31 5 COM1 High-side logic input for W-phase high-side gate dri 7 HIN2 30 7 HIN2 Logic input for W-phase high-side gate dri 8 HIN1 V1 29 SD 8 HIN1 Logic input for U-phase high-side gate dri 9 SD 28 9 SD High-side shutdown signal input 10 OCL VBB1 27 11 LIN3 Logic input for V-phase low-side gate driv 12 LIN2 28 10 OCL Overcurrent limit signal input 12 LIN2 25 11 LIN3 Logic input for V-phase low-side gate driv 13 LIN1 VB1 24 15 COM2 Low-side logic supply voltage input 14 REG U 23 16 VCC2 V2 11 14 REG 20 - Pin removed 23 12 14 V-phase output (connected to V1 external 24	3	VBB2	34	2	V		
6 HIN3 W1 31 5 COM1 High-side logic ground 6 HIN3 W1 31 6 HIN3 Logic input for W-phase high-side gate dri 7 HIN2 30 7 HIN2 Logic input for V-phase high-side gate dri 8 HIN1 V1 29 8 HIN1 Logic input for V-phase high-side gate dri 9 SD 28 9 SD High-side shutdown signal input 10 OCL VBB1 27 11 LIN3 Logic input for V-phase low-side gate driv 11 LIN3 26 12 LIN2 Logic input for V-phase low-side gate driv 12 LIN2 13 LIN1 VB1 24 14 REG U 23 16 VCC2 Low-side logic ground 15 COM2 22 17 FO Fault Signal output and shutdown signal in 16 VCC2 V2 21 18 LS Power MOSFET source 18 LS W2 19 W2 V-phase output (connected to W1 externall	4 📖	VCC1	33	3		Pin removed	
6 HIN3 W1 31 5 COM1 High-side logic ground 7 HIN2 30 7 HIN3 Logic input for W-phase high-side gate dri 8 HIN1 V1 29 8 HIN1 Logic input for V-phase high-side gate dri 9 SD 28 9 SD High-side shutdown signal input 10 OCL VBB1 27 11 LIN3 Logic input for V-phase low-side gate driv 12 LIN2 26 12 LIN2 Logic input for V-phase low-side gate driv 13 LIN1 VB1 26 12 LIN2 Logic input for V-phase low-side gate driv 14 REG U 25 14 REG Regulator output 14 REG U 23 16 VCC2 Low-side logic ground 15 COM2 22 17 FO Fault Signal output and shutdown signal in 16 VCC2 V2 21 19 W2 W-phase output (connected to V1 external 17 FO 20 Pin removed 23	5	COM1 VB31	32	4	VCC1	High-side logic supply voltage input	
7 HIN2 30 6 HIN3 Logic input for W-phase high-side gate dri 8 HIN1 V1 29 8 HIN1 Logic input for U-phase high-side gate dri 9 SD 28 9 SD High-side shutdown signal input 10 OCL VBB1 27 11 LIN3 Logic input for W-phase low-side gate driv 11 LIN3 26 12 LIN2 Logic input for W-phase low-side gate driv 12 LIN2 25 13 LIN1 Logic input for U-phase low-side gate driv 13 LIN1 VB1 24 15 COM2 Low-side logic ground 14 REG U 23 16 VCC2 Low-side logic ground 15 COM2 22 17 FO Fault Signal output and shutdown signal in 16 VCC2 V2 21 19 W2 W-phase output (connected to W1 external 17 FO 20 — Pin removed 23 U U-phase output (connected to V1 external 18 LS W2 V-phase output (connec	6	HIN2 W1	31				
8 HIN1 V1 29 8 HIN1 Logic input for U-phase high-side gate driv 9 SD 28 9 SD High-side shutdown signal input 10 OCL VBB1 27 11 LIN3 Logic input for U-phase high-side gate driv 11 LIN3 26 12 LIN2 Logic input for V-phase low-side gate driv 12 LIN2 26 12 LIN1 Logic input for U-phase low-side gate driv 13 LIN1 VB1 24 15 COM2 14 REG Regulator output 14 REG U 23 16 VCC2 Low-side logic ground 11 16 VCC2 V2 21 19 W2 W-phase output (connected to W1 external 17 FO 20 - Pin removed 23 U U-phase output (connected to V1 externall 18 LS W2 19 W2 V-phase output (connected to V1 externall 22 Pin removed 23 U U-phase output 24 VB1 24 VB1						Logic input for W-phase high-side gate driver	
9 SD 28 9 SD High-side shutdown signal input 9 SD 00 OCL VBB1 27 10 OCL VB1 27 11 LIN3 Logic input for W-phase low-side gate driv 11 LIN3 26 12 LIN2 Logic input for V-phase low-side gate driv 12 LIN2 25 13 LIN1 Logic input for U-phase low-side gate driv 13 LIN1 VB1 24 15 COM2 Low-side logic ground 14 REG U 23 16 VCC2 Low-side logic supply voltage input 15 COM2 22 17 FO Fault signal output and shutdown signal in 16 VCC2 V2 21 18 LS Power MOSFET source 17 FO 20 — Pin removed 23 U Phase output (connected to V1 externall 18 LS W2 V-phase output (connected to V1 externall 24 VB1 U-phase high-side floating supply volt 24 VB1 U-phase output (connected to V2 externall <	7 🚞	HIN2	30			Logic input for V-phase high-side gate driver	
9 SD 28 10 OCL VBB1 27 11 LIN3 Logic input for W-phase low-side gate driv 11 LIN2 26 12 LIN2 Logic input for U-phase low-side gate driv 13 LIN1 Logic input for U-phase low-side gate driv 14 REG U 23 15 COM2 22 16 VCC2 V2 17 FO Fault signal output and shutdown signal in 16 VCC2 V2 18 LS Power MOSFET source 19 W2 W-phase output (connected to W1 external) 22 Pin removed 23 23 U U-phase ingh-side floating supply voltage (connected to V1 external) 24 VB1 U-phase output (connected to V2 external) 23 U U-phase ingh-side floating supply voltage (connected VB2 external) 24 VB1 Positive DC bus supply voltage (connected V2 external) 26 — Pin removed 29 V1 V-phase output (connected to V2 external) 30	8	HIN1 V1	29				
10 OCL VBB1 27 10 OCL Overcurrent limit signal input 11 LIN3 LIN2 Logic input for W-phase low-side gate driv 12 LIN2 25 13 LIN1 Logic input for V-phase low-side gate driv 13 LIN1 VB1 24 14 REG Regulator output 14 REG U 23 16 VCC2 Low-side logic ground 15 COM2 22 17 FO Fault signal output and shutdown signal in 16 VCC2 V2 21 18 LS Power MOSFET source 17 FO 20 — Pin removed 23 U V-phase output (connected to V1 externall 18 LS W2 19 22 Pin removed 23 U U-phase high-side floating supply voltage 23 U U-phase output 24 VB1 input 24 VB1 U-phase high-side floating supply voltage 26 — Pin removed 24 VB1 W1 W1 W1 W1 W1	9	SD	28				
11 LIN3 26 12 LIN2 Logic input for V-phase low-side gate driv 12 LIN2 25 13 LIN1 Logic input for U-phase low-side gate driv 13 LIN1 VB1 24 14 REG REG 15 COM2 14 REG U 23 16 VCC2 Low-side logic ground 16 VCC2 V2 21 18 LS Power MOSFET source 17 FO Fault signal output and shutdown signal in 18 LS Power MOSFET source 18 LS W2 19 W2 W-phase output (connected to W1 external) 22 Pin removed 23 U U-phase nitput signal supply volt age (connected to V1 external) 24 VB1 U-phase output (connected to V1 external) 24 VB1 U-phase high-side floating supply volt age (connected vB26 26 — Pin removed 25 — Pin removed 27 VB1 Positive DC bus supply voltage (connected vB26 27 VB12 28 — Pin removed 29 V1 V-pha	10						
12 LIN2 25 13 LIN1 Logic input for U-phase low-side gate driv 13 LIN1 VB1 24 REG REG 15 COM2 Low-side logic ground 14 REG U 23 16 VCC2 Low-side logic supply voltage input 15 COM2 22 17 FO Fault signal output and shutdown signal in 16 VCC2 V2 21 18 LS Power MOSFET source 17 FO Fo 20 — Pin removed 18 LS W2 W-phase output (connected to V1 externall 22 19 W2 V-phase output (connected to V1 externall 23 U U-phase output 23 24 VB1 U-phase high-side floating supply volt 19 25 — Pin removed 26 — Pin removed 27 VB81 Positive DC bus supply voltage (connected VB82 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30	10						
12 LIN2 23 14 REG Regulator output 13 LIN1 VB1 24 15 COM2 Low-side logic ground 14 REG U 23 16 VCC2 Low-side logic supply voltage input 15 COM2 22 17 FO Fault signal output and shutdown signal in 16 VCC2 V2 21 18 LS Power MOSFET source 17 FO 20 - Pin removed 20 - 18 LS W2 V-phase output (connected to V1 externall 10 20 - Pin removed 23 U U-phase output (connected to V1 externall 24 VB1 U-phase output 20 24 VB1 U-phase high-side floating supply voltage 26 - Pin removed 27 VB81 Positive DC bus supply voltage (connected VB2 externally) 28 - Pin removed 29 V1 V-phase output (connected to V2 externall 30 - Pin removed	11	LIN3	26				
13 LIN1 VB1 24 15 COM2 Low-side logic ground 14 REG U 23 16 VCC2 Low-side logic supply voltage input 15 COM2 22 17 FO Fault signal output and shutdown signal in 16 VCC2 V2 21 18 LS Power MOSFET source 17 FO 20 20 - Pin removed 20 18 LS W2 V-phase output (connected to V1 externall 20 20 - Pin removed 23 U U-phase output (connected to V1 externall 24 VB1 U-phase output 25 - Pin removed 26 - Pin removed 27 VB1 Positive DC bus supply voltage (connected VB2 externally) 28 - Pin removed 29 V1 V-phase output (connected to V2 externall 30 - Pin removed 29 V1 V-phase output (connected to V2 externall 30 - Pin removed	12	LIN2	25				
14 REG U 23 13 COM2 Low-side logic ground 15 COM2 22 16 VCC2 Low-side logic supply voltage input 16 VCC2 V2 21 17 FO Fault signal output and shutdown signal in 16 VCC2 V2 21 18 LS Power MOSFET source 17 FO 20 20 — Pin removed 18 LS W2 V-phase output (connected to W1 external) 22 Pin removed 23 U U-phase output 24 VB1 U-phase high-side floating supply voltage 26 23 U U-phase high-side floating supply voltage (connected VBB2 externally) 24 VB1 Positive DC bus supply voltage (connected VBB2 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30 — Pin removed 31 W1 W1	13	UN1 VB1	24				
15 COM2 22 17 FO Fault signal output and shutdown signal in 16 VCC2 V2 21 18 LS Power MOSFET source 17 FO 20 20 — Pin removed 18 LS W2 V-phase output (connected to V1 external) 18 LS W2 V-phase output (connected to V1 external) 20 20 — Pin removed 23 U U-phase output U-phase output 24 VB1 U-phase output U-phase output 26 — Pin removed 26 27 VB1 Positive DC bus supply voltage (connected VB2 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 external) 30 — W1 W1 average output (connected to V2 external)							
15 COM2 22 18 LS Power MOSFET source 16 VCC2 V2 21 19 W2 W-phase output (connected to W1 external 17 FO 20 — Pin removed 20 18 LS W2 19 21 V2 V-phase output (connected to V1 external 18 LS W2 19 22 Pin removed 23 U U-phase output 24 VB1 U-phase high-side floating supply volt input 24 VB1 U-phase high-side floating supply volt input 25 — Pin removed 26 — Pin removed 26 — Pin removed 27 VBB1 Positive DC bus supply voltage (connected VBB2 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30 — Pin removed 21 W1 W phase output (connected to W2 externall	14	REG U	23				
16 VCC2 V2 21 19 W2 W-phase output (connected to W1 external 20 17 FO 20 — Pin removed 18 LS W2 19 22 Pin removed 23 U U-phase output (connected to V1 external 22) Pin removed 23 U U-phase output 24 VB1 24 VB1 U-phase high-side floating supply volt input 25 26 — Pin removed 26 27 VB1 Positive DC bus supply voltage (connected VB2 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30 — Pin removed 21 W1 W1 w phase output (connected to W2 externall	15	COM2	22				
17 FO 20 — Pin removed 18 LS W2 19 21 V2 V-phase output (connected to V1 externall 20	16	VCC2 V2	21				
18 LS W2 19 21 V2 V-phase output (connected to V1 externall 22 Pin removed 23 U U-phase output 24 VB1 U-phase high-side floating supply volt input 25 — Pin removed 26 — Pin removed 27 VBB1 Positive DC bus supply voltage (connected vBB2 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30 — Pin removed 21 W1 W phase output (connected to V2 externall	17		20		W Z		
10 10 22 Pin removed 23 U U-phase output 24 VB1 U-phase high-side floating supply volt input 25 — Pin removed 26 — Pin removed 27 VB1 Positive DC bus supply voltage (connected VBB2 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30 30 — Pin removed 31 W1 W phase output (connected to W2 externall 50							
23 U U-phase output 24 VB1 U-phase high-side floating supply volt input 25 — Pin removed 26 — Pin removed 27 VB1 Positive DC bus supply voltage (connected VBB2 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30 30 — Pin removed	18	LS W2	19				
24 VB1 U-phase high-side floating supply volt input 25 — Pin removed 26 — Pin removed 27 VBB1 Positive DC bus supply voltage (connected VBB2 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30 — Pin removed 21 W1 W base output (connected to W2 externall			-		II		
24 VB1 input 25 — Pin removed 26 — Pin removed 27 VBB1 Positive DC bus supply voltage (connected VBB2 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30 — Pin removed 21 W1 W here output (connected to W2 externall							
25 — Pin removed 26 — Pin removed 27 VBB1 Positive DC bus supply voltage (connected VBB2 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30 — Pin removed 21 W1 W phase output (connected to W2 externall			24	VB1			
27 VBB1 Positive DC bus supply voltage (connected VBB2 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30 — Pin removed 21 W1 W phase output (connected to W2 externall				25			
27 VBB1 VBB2 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30 — Pin removed 21 W1 W phase output (connected to W2 externall				26		Pin removed	
27 VBB1 VBB2 externally) 28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30 — Pin removed 31 W1 W-phase output (connected to W2 externall 32 VB31 W-phase high-side floating supply volt input 33 — Pin removed 34 VBB2 Positive DC bus supply voltage (connected VBB1 externally)				27	VDD1	Positive DC bus supply voltage (connected to	
28 — Pin removed 29 V1 V-phase output (connected to V2 externall 30 — Pin removed 31 W1 W-phase output (connected to W2 externall 32 VB31 W-phase high-side floating supply volt input 33 — Pin removed 34 VBB2 Positive DC bus supply voltage (connected VBB1 externally)				r	VBD1		
29 V1 V-phase output (connected to V2 externall 30 — Pin removed 31 W1 W-phase output (connected to W2 external 32 VB31 W-phase high-side floating supply volt input 33 — Pin removed 34 VBB2 Positive DC bus supply voltage (connected v0							
30 — Pin removed 31 W1 W-phase output (connected to W2 external 32 VB31 W-phase high-side floating supply volt input 33 — Pin removed 34 VB82 Positive DC bus supply voltage (connected voltage (connected voltage (connected voltage voltage voltage)				V1			
31 W1 W-phase output (connected to W2 external 32 VB31 W-phase high-side floating supply volt input 33 — Pin removed 34 VB2 Positive DC bus supply voltage (connected to W2 externally)							
32 VB31 W-phase high-side floating supply volt input 33 — Pin removed 34 VBB2 Positive DC bus supply voltage (connected VBB1 externally)				31	W1		
33 — Pin removed 34 VBB2 Positive DC bus supply voltage (connected VBB1 externally)				32	VB31		
34 VBB2 Positive DC bus supply voltage (connected VBB1 externally)				33			
				VBB2	Positive DC bus supply voltage (connected to		
35 — Pin removed			35		Pin removed		
36 VB32 W-phase high-side floating supply volt input				VB32	W-phase high-side floating supply voltage		

8. Typical Application

CR filters and Zener diodes should be added to your application as needed. This is to protect each pin against surge voltages causing malfunctions, and to avoid the IC being used under the conditions exceeding the absolute maximum ratings where critical damage is inevitable. Then, check all the pins thoroughly under actual operating conditions to ensure that your application works flawlessly.



Figure 8-1. SX68000MH Typical Application

Recomm

9. Physical Dimensions

• SOP36 Package



Pb-free (RoFIS compnant)
Reflow (MSL3) Preheat: 180 °C / 90 ± 30 s Solder heating: 250 °C / 10 ± 1 s (260 °C peak, 2 times)

• Land Pattern Example



11. Functional Descriptions

Unless specifically noted, this section uses the following definitions:

- All the characteristic values given in this section are typical values.
- For pin and peripheral component descriptions, this section employs a notation system that denotes a pin name with the arbitrary letter "x", depending on context. Thus, "the VCCx pin" is used when referring to either or both of the VCC1 and VCC2 pins.
- The COM1 pin is always connected to the COM2 pin.

11.1 Turning On and Off the IC

The procedures listed below provide recommended startup and shutdown sequences. To turn on the IC properly, do not apply any voltage on the VBBx, HINx, and LINx pins until the VCCx pin voltage has reached a stable state ($V_{CC(ON)} \ge 12.5$ V).

It is required to fully charge bootstrap capacitors, C_{BOOTx} , at startup (see Section 11.2.2).

To turn off the IC, set the HINx and LINx pins to logic low (or "L"), and then decrease the VCCx pin voltage.

11.2 Pin Descriptions

11.2.1 U, V, V1, V2, W1, and W2

These pins are the outputs of the three phases, and serve as the connection terminals to the 3-phase motor. Do not connect the 3-phase motor to the V pin. The V1 and W1 pins must be connected to the V2 and W2 pins on a PCB, respectively.

The U, V (V1), and W1 pins are the grounds for the VB1, VB2, and VB31 (VB32) pins.

The U, V, and W1 pins are connected to the negative nodes of bootstrap capacitors, C_{BOOTx} . The V pin is internally connected to the V1 pin.

Since high voltages are applied to these output pins (U, V, V1, V2, W1, and W2), it is required to take measures for insulating as follows:

- Keep enough distance between the output pins and low-voltage traces.
- Coat the output pins with insulating resin.

11.2.2 VB1, VB2, VB31, and VB32

These pins are connected to bootstrap capacitors for the high-side floating supply.

In actual applications, use either of the VB31 or VB32 pin because they are internally connected.

Voltages across the VBx and these output pins should be maintained within the recommended range (i.e., the Logic Supply Voltage, V_{BS}) given in Section 2.

A bootstrap capacitor, C_{BOOTx} , should be connected in each of the traces between the VB1 and U pins, the VB2 and V pins, the VB31 (VB32) and W1 pins.

For proper startup, turn on the low-side transistor first, then fully charge the bootstrap capacitor, C_{BOOTx} .

For the capacitance of the bootstrap capacitors, C_{BOOTx} , choose the values that satisfy Equations (1) and (2). Note that capacitance tolerance and DC bias characteristics must be taken into account when you choose appropriate values for C_{BOOTx} .

$$C_{BOOTx}(\mu F) > 800 \times t_{L(OFF)}$$
(1)

$$1 \ \mu F \le C_{\text{BOOTx}} \le 220 \ \mu F \tag{2}$$

In Equation (1), let $t_{L(OFF)}$ be the maximum off-time of the low-side transistor (i.e., the non-charging time of C_{BOOTx}), measured in seconds.

Even while the high-side transistor is off, voltage across the bootstrap capacitor keeps decreasing due to power dissipation in the IC. When the VBx pin voltage decreases to $V_{BS(OFF)}$ or less, the high-side undervoltage lockout (UVLO_VB) starts operating (see Section 11.3.3.1). Therefore, actual board checking should be done thoroughly to validate that voltage across the VBx pin maintains over 11.0 V ($V_{BS} > V_{BS(OFF)}$) during a low-frequency operation such as a startup period.

As Figure 11-1 shows, a bootstrap diode, D_{BOOTx} , and a current-limiting resistor, R_{BOOTx} , are internally placed in series between the VCC1 and VBx pins. Time constant for the charging time of C_{BOOTx} , τ , can be computed by Equation (3):

$$\mathbf{r} = \mathbf{C}_{\mathrm{BOOTx}} \times \mathbf{R}_{\mathrm{BOOTx}} \,, \tag{3}$$

where C_{BOOTx} is the optimized capacitance of the bootstrap capacitor, and R_{BOOTx} is the resistance of the current-limiting resistor (60 $\Omega \pm 20\%$).



Figure 11-1. Bootstrap Circuit

Figure 11-2 shows an internal level-shifting circuit. A high-side output signal, HOx, is generated according to an input signal on the HINx pin. When an input signal on the HINx pin transits from low to high (rising edge), a "Set" signal is generated. When the HINx input signal transits from high to low (falling edge), a "Reset" signal is generated. These two signals are then transmitted to the high-side by the level-shifting circuit and are input to the SR flip-flop circuit. Finally, the SR flip-flop circuit feeds an output signal, Q (i.e., HOx).

Figure 11-3 is a timing diagram describing how noise or other detrimental effects will improperly influence the level-shifting process. When a noise-induced rapid voltage drop between the VBx and output pins (U, V/V1, or W1; hereafter "VBx-HSx") occurs after the Set signal generation, the next Reset signal cannot be sent to the SR flip-flop circuit. And the state of an HOx signal stays logic high (or "H") because the SR flip-flop does not respond. With the HOx state being held high (i.e., the high-side transistor is in an on-state), the next LINx signal turns on the low-side transistor and causes a simultaneously-on condition, which may result in critical damage to the IC. To protect the VBx pin against such a noise effect, add a bootstrap capacitor, CBOOTx, in each phase. CBOOTx must be placed near the IC and be connected between the VBx and HSx pins with a minimal length of traces. To use an electrolytic capacitor, add a 0.01 μ F to 0.1 μ F bypass capacitor, C_{Px}, in parallel near these pins used for the same phase.







Figure 11-3. Waveforms at VBx-HSx Voltage Drop

11.2.3 VCC1 and VCC2

These are the logic power supply pins for the built-in control MIC. The VCC1 and VCC2 pins must be externally connected on a PCB because they are not internally connected. To prevent malfunction induced by supply ripples or other factors, put a 0.01 μ F to 0.1 μ F ceramic capacitor, C_{VCC}, near these pins. To prevent damage caused by surge voltages, put an 18 V to 20 V Zener diode, DZ, between the VCCx and COMx pins.

Voltages to be applied between the VCCx and COMx pins should be regulated within the recommended operational range of V_{CC} , given in Section 2.



Figure 11-4. VCCx Pin Peripheral Circuit

11.2.4 COM1 and COM2

These are the logic ground pins for the built-in control MIC. The COM1 and COM2 pins should be connected externally on a PCB because they are not internally connected. Varying electric potential of the logic ground can be a cause of improper operations. Therefore, connect the logic ground as close and short as possible to shunt resistors, R_s , at a single-point ground (or star ground) which is separated from the power ground (see Figure 11-5).



Figure 11-5. Connections to Logic Ground

11.2.5 REG

This is the 7.5 V regulator output pin, which can be used for a power supply of an external logic IC (e.g., Hall IC). A maximum output current of the REG pin is 35 mA. To stabilize the REG pin output, connect the pin to a capacitor of about 0.1 μ F.

11.2.6 HIN1, HIN2, and HIN3; LIN1, LIN2, and LIN3

These are the input pins of the internal motor drivers for each phase. The HINx pin acts as a high-side controller; the LINx pin acts as a low-side controller.

Figure 11-6 shows an internal circuit diagram of the HINx or LINx pin. This is a CMOS Schmitt trigger circuit with a built-in 20 k Ω pull-down resistor, and its input logic is active high.

Input signals applied across the HINx-COMx and the LINx-COMx pins in each phase should be set within the ranges provided in Table 11-1, below. <u>Note that dead time setting must be done for HINx and LINx signals because the IC does not have a dead time generator.</u>

The higher PWM carrier frequency rises, the more switching loss increases. Hence, the PWM carrier frequency must be set so that operational case temperatures and junction temperatures have sufficient margins against the absolute maximum ranges, specified in Section 1.

If the signals from the microcontroller become unstable, the IC may result in malfunctions. To avoid this event, the outputs from the microcontroller output line should not be high impedance. Also, if the traces from the microcontroller to the HINx or LINx pin (or both) are too long, the traces may be interfered by noise. Therefore, it is recommended to add an additional filter or a pull-down resistor near the HINx or LINx pin as needed (see Figure 11-7). Here are filter circuit constants for reference: R_{IN1x} : 33 Ω to 100 Ω R_{IN2x} : 1 k Ω to 10 k Ω C_{INx} : 100 pF to 1000 pF

Care should be taken when adding R_{IN1x} and R_{IN2x} to the traces. When they are connected to each other, the input voltage of the HINx and LINx pins becomes slightly lower than the output voltage of the microcontroller.

Table 11-1. Input Signals for HINx and LINx Pins

Parameter	High Level Signal	Low Level Signal		
Input Voltage	$3 V < V_{IN} < 5.5 V$	$0 V < V_{IN} < 0.5 V$		
Input Pulse Width	≥0.5 μs	≥0.5 μs		
PWM Carrier Frequency	≤20 kHz			
Dead Time	≥1.5 µs			



Figure 11-6. Internal Circuit Diagram of HINx or LINx Pin



Figure 11-7. Filter Circuit for HINx or LINx Pin

11.2.7 VBB1 and VBB2

These are the input pins for the main supply voltage, i.e., the positive DC bus. All of the power MOSFET drains of the high-side are connected to these pins. Voltages between the VBBx and COM2 pins should be set within the recommended range of the main supply voltage, V_{DC} , given in Section 2.

The VBB1 and VBB2 pins should be connected externally on a PCB. To suppress surge voltages, put a

0.01 μ F to 0.1 μ F bypass capacitor, C_s, near the VBBx pin and an electrolytic capacitor, C_{DC}, with a minimal length of PCB traces to the VBBx pin.

11.2.8 LS

This pin is internally connected to the power MOSFET source in each phase and the overcurrent protection (OCP) circuit. For current detection, the LS pin should be connected externally on a PCB via a shunt resistor, R_s , to the COMx pin.

For more details on the OCP, see Section 11.3.5.

When connecting the shunt resistor, place it as near as possible to the IC with a minimum length of traces to the LS and COMx pins. Otherwise, malfunction may occur because a longer circuit trace increases its inductance and thus increases its susceptibility to improper operations. In applications where long PCB traces are required, add a fast recovery diode, D_{RS} , between the LS and COMx pins in order to prevent the IC from malfunctioning.



Figure 11-8. Connections to LS Pin

11.2.9 OCL

The OCL pin serves as the output of the overcurrent protections which monitor the currents going through the output transistors. In normal operation, the OCL pin logic level is low. If the OCL pin is connected to the SD pin so that the SD pin will respond to an OCL output signal, the high-side transistors can be turned off when the protections (OCP and OCL) are activated.

11.2.10 SD

When a 5 V or 3.3 V signal is input to the SD pin, the high-side transistors turn off independently of any HINx signals. This is because the SD pin does not respond to a pulse shorter than an internal filter of $3.3 \ \mu s$ (typ.).

The SD–OCL pin connection, as described in Section 11.2.9, allows the IC to turn off the high-side transistors

11.2.11 FO

This pin operates as the fault signal output and the low-side shutdown signal input. Sections 11.3.1 and 11.3.2 explain the two functions in detail, respectively. Figure 11-9 illustrates an internal circuit diagram of the FO pin and its peripheral circuit.



Figure 11-9. Internal Circuit Diagram of FO Pin and Its Peripheral Circuit

Because of its open-collector nature, the FO pin should be tied by a pull-up resistor, R_{FO} , to the external power supply. The external power supply voltage (i.e., the FO Pin Pull-up Voltage, V_{FO}) should range from 3.0 V to 5.5 V.

When the pull-up resistor, R_{FO} , has a too small resistance, the FO pin voltage at fault signal output becomes high due to the saturation voltage drop of a built-in transistor, Q_{FO} . Therefore, it is recommended to use a 3.3 k Ω to 10 k Ω pull-up resistor.

To suppress noise, add a filter capacitor, C_{FO} , near the IC with minimizing a trace length between the FO and COMx pins.

To avoid the repetition of OCP activations, the external microcontroller must shut off any input signals to the IC within an OCP hold time, t_P , which occurs after the internal MOSFET (Q_{FO}) turn-on. t_P is 20 µs where minimum values of thermal characteristics are taken into account. (For more details, see Section 11.3.5.) Our recommendation is to use a 0.001 µF to 0.01 µF filter capacitor.

11.3 Protections

This section describes the various protection circuits provided in the SX68000MH series. The protection circuits include the undervoltage lockout for power supplies (UVLO), the overcurrent protection (OCP), and the thermal shutdown (TSD).

In case one or more of these protection circuits are activated, the FO pin outputs a fault signal; as a result, the external microcontroller can stop the operations of the three phases by receiving the fault signal. The external microcontroller can also shut down IC operations by inputting a fault signal to the FO pin.

In the following functional descriptions, "HOX" denotes a gate input signal on the high-side transistor, whereas "LOX" denotes a gate input signal on the low-side transistor. "VBx–HSx" refers to the voltages between the VBx pin and output pins (U, V/V1, and W1).

11.3.1 Fault Signal Output

In case one or more of the following protections are actuated, an internal transistor, Q_{FO} , turns on, then the FO pin becomes logic low (≤ 0.5 V).

- Low-side undervoltage lockout (UVLO_VCC)
- Overcurrent protection (OCP)
- Thermal shutdown (TSD)

While the FO pin is in the low state, all the low-side transistors turn off. In normal operation, the FO pin outputs a high signal of 5 V. OCP The fault signal output time of the FO pin at OCP activation is the OCP hold time (t_P) of 25 µs (typ.), fixed by a built-in feature of the IC itself (see Section 11.3.5). The external microcontroller receives the fault signals with its interrupt pin (INT), and must be programmed to put the HINx and LINx pins to logic low within the predetermined OCP hold time, t_P .

11.3.2 Shutdown Signal Input

The FO pin also acts as the input pin of shutdown signals. When the FO pin becomes logic low, all the low-side transistors turn off. The voltages and pulse widths of the shutdown signals to be applied between the FO and COMx pins are listed in Table 11-2.

Table 11-2. Shutdown Signals

Parameter	High Level Signal	Low Level Signal
Input	$3 V < V_{IN} < 5.5 V$	$0 \text{ V} < \text{V}_{\text{IN}} < 0.5 \text{ V}$
Voltage	$3 \vee \langle \vee IN \langle J.J \vee $	0 V $<$ V IN < 0.5 V
Input		
Pulse		≥6 µs
Width		

11.3.3 Undervoltage Lockout for Power Supply (UVLO)

In case the gate-driving voltages of the output transistors decrease, their steady-state power dissipations increase. This overheating condition may cause permanent damage to the IC in the worst case. To prevent this event, the SX68000MH series has the undervoltage lockout (UVLO) circuits for both of the high- and low-side power supplies.

11.3.3.1. Undervoltage Lockout for Highside Power Supply (UVLO_VB)

Figure 11-10 shows operational waveforms of the undervoltage lockout for high-side power supply (i.e., UVLO_VB).

When the voltage between the VBx and output pins (VBx–HSx) decreases to the Logic Operation Stop Voltage ($V_{BS(OFF)} = 10.0$ V) or less, the UVLO_VB circuit in the corresponding phase gets activated and sets an HOx signal to logic low.

When the voltage between the VBx and HSx pins increases to the Logic Operation Start Voltage ($V_{BS(ON)} = 10.5$ V) or more, the IC releases the UVLO_VB operation. Then, the HOx signal becomes logic high at the rising edge of the first input command after the UVLO_VB release.

Any fault signals are not output from the FO pin during the UVLO_VB operation. In addition, the VBx pin has an internal UVLO_VB filter of about 3 µs, in order to prevent noise-induced malfunctions.



Figure 11-10. UVLO_VB Operational Waveforms

11.3.3.2. Undervoltage Lockout for Lowside Power Supply (UVLO_VCC)

Figure 11-11 shows operational waveforms of the undervoltage lockout for low-side power supply (i.e., UVLO_VCC).

When the VCC2 pin voltage decreases to the Logic Operation Stop Voltage ($V_{CC(OFF)} = 11.0$ V) or less, the UVLO_VCC circuit in the corresponding phase gets activated and sets both of HOx and LOx signals to logic low. When the VCC2 pin voltage increases to the Logic Operation Start Voltage ($V_{CC(ON)} = 11.5$ V) or more, the IC releases the UVLO_VCC operation.

Then, the IC resumes the following transmissions: an LOx signal according to an LINx pin input command; an HOx signal according to the rising edge of the first HINx pin input command after the UVLO_VCC release. During the UVLO_VCC operation, the FO pin becomes logic low and sends fault signals.

In addition, the VCC2 pin has an internal UVLO_VCC filter of about 3 μ s, in order to prevent noise-induced malfunctions.



Figure 11-11. UVLO_VCC Operational Waveforms

11.3.4 Overcurrent Limit (OCL)

The overcurrent limit (OCL) is a protection against relatively low overcurrent conditions.

Figure 11-12 shows an internal circuit of the OCL pin; Figure 11-13 shows OCL operational waveforms.

When the LS pin voltage increases to the Current Limit Reference Voltage ($V_{LIM} = 0.6500$ V) or more, and remains in this condition for a period of the Current Limit Blanking Time ($t_{BK(OCP)} = 2 \mu s$) or longer, the

OCL circuit is activated. Then, the OCL pin goes logic high.

During the OCL operation, the gate logic levels of the low-side transistors respond to an input command on the LINx pin.

To turn off the high-side transistors during the OCL operation, connect the OCL and SD pins on a PCB. The SD pin has an internal filter of about $3.3 \ \mu s$ (typ.).

When the LS pin voltage falls below V_{LIM} (0.6500 V), the OCL pin logic level becomes low.

After the OCL pin logic has become low, the highside transistors remain turned off until the first low-tohigh transition on an HINx input signal occurs (i.e., edge-triggered).



Figure 11-12. Internal Circuit Diagram of OCL Pin



Figure 11-13. OCL Operational Waveforms (OCL = SD)

11.3.5 Overcurrent Protection (OCP)

The overcurrent protection (OCP) is a protection against large inrush currents (i.e., high di/dt). Figure 11-14 is an internal circuit diagram describing the LS pin and its peripheral circuit. The OCP circuit, which is connected to the LS pin, detects overcurrents with voltage across an external shunt resistor, R_S . Because the LS pin is internally pulled down, the LS pin voltage increases proportionally to a rise in the current running through the shunt resistor, R_S .



Figure 11-14. Internal Circuit Diagram of LS Pin and Its Peripheral Circuit

Figure 11-15 is a timing chart that represents operation waveforms during OCP operation. When the LS pin voltage increases to the OCP Threshold Voltage ($V_{TRIP} = 1.0$ V) or more, and remains in this condition for a period of the OCP Blanking Time ($t_{BK} = 2 \ \mu s$) or longer, the OCP circuit is activated.

The enabled OCP circuit shuts off the low-side transistors, and puts the FO pin into a low state.

Then, output current decreases as a result of the output transistors turn-off. Even if the OCP pin voltage falls below V_{TRIP} , the IC holds the FO pin in the low state for a fixed OCP hold time (t_P) of 25 µs (typ.). Then, the output transistors operate according to input signals.

The OCP is used for detecting abnormal conditions, such as an output transistor shorted. In case short-circuit conditions occur repeatedly, the output transistors can be destroyed. To prevent such event, motor operation must be controlled by the external microcontroller so that it can immediately stop the motor when fault signals are detected. To resume IC operations thereafter, set the IC to be resumed after a lapse of ≥ 2 seconds.

For proper shunt resistor setting, your application must meet the following:

- Use the shunt resistor that has a recommended resistance, R_s (see Section 2).
- Set the LS pin input voltage to vary within the rated LS pin voltages, V_{LS} (see Section 1).

• Keep the current through the output transistors below the rated output current (pulse), I_{OP} (see Section 1).

It is required to use a resistor with low internal inductance because high-frequency switching current will flow through the shunt resistor, R_s . In addition, choose a resistor with allowable power dissipation according to your application.

Note that overcurrents are undetectable when one or more of the U, V/V1/V2, and W1/W2 pins or their traces are shorted to ground (ground fault). In case any of these pins falls into a state of ground fault, the output transistors may be destroyed.



Figure 11-15. OCP Operational Waveforms

11.3.6 Thermal Shutdown (TSD)

The SX68000MH series incorporates the thermal shutdown (TSD) circuit. Figure 11-16 shows TSD operational waveforms. In case of overheating (e.g., increased power dissipation due to overload, or elevated ambient temperature at the device), the IC shuts down the low-side output transistors.

The TSD circuit in the MIC monitors temperatures (see Section 6). When the temperature of the MIC exceeds the TSD Operating Temperature ($T_{DH} = 150 \text{ °C}$), the TSD circuit is activated. When the temperature of the MIC decreases to the TSD Releasing Temperature ($T_{DL} = 120 \text{ °C}$) or less, the shutdown operation is released. The transistors then resume operating according to input signals. During the TSD operation, the FO pin becomes logic low and transmits fault signals. Note that junction temperatures of the output transistors themselves are not monitored; therefore, do not use the TSD function as an overtemperature prevention for the output transistors.



Figure 11-16. TSD Operational Waveforms

12. Design Notes

12.1 PCB Pattern Layout

Figure 12-1 shows a schematic diagram of a motor drive circuit. The circuit consists of current paths having high frequencies and high voltages, which also bring about negative influences on IC operation, noise interference, and power dissipation. Therefore, PCB trace layouts and component placements play an important role in circuit designing.

Current loops, which have high frequencies and high voltages, should be as small and wide as possible, in order to maintain a low-impedance state. In addition, ground traces should be as wide and short as possible so that radiated EMI levels can be reduced.



Figure 12-1. High-frequency, High-voltage Current Paths

12.2 Considerations in IC Characteristics Measurement

When measuring the breakdown voltage or leakage current of the transistors incorporated in the IC, note that the gate and emitter (source) of each transistor should have the same potential. Moreover, care should be taken during the measurement because each transistor is connected as follows:

- All the high-side transistors (drains) are internally connected to the VBBx pin.
- In the U-phase, the high-side transistor (source) and the low-side toransistor (drain) are internally connected, and are also connected to the U pin. (In the V- and W-phases, the high- and low-side transistors are unconnected inside the IC.)

The gates of the high-side transistors are pulled down to the corresponding output (U, V/V1, and W1) pins; similarly, the gates of the low-side transistors are pulled down to the COM2 pin.

When measuring the breakdown voltage or leakage current of the transistors, note that all of the output (U, V/V1/V2, and W1/W2), LS, and COMx pins must be appropriately connected. Otherwise, the switching transistors may result in permanent damage.

The following are circuit diagrams representing typical measurement circuits for breakdown voltage: Figure 12-2 shows the high-side transistor (Q_{UH}) in the U-phase; Figure 12-3 shows the low-side transistor (Q_{UL}) in the U-phase. And all the pins that are not represented in these figures are open.

When measuring the high-side transistors, leave all the pins not be measured open. When measuring the low-side transistors, connect the LS pin to be measured to the COMx pin, then leave other unused pins open.



Figure 12-2. Typical Measurement Circuit for Highside Transistor (Q_{UH}) in U-phase

 SX68000MH-DSE Rev.2.4
 SAN

 Jan. 16, 2023
 http://www.second.action.com/html

 © SANKEN ELECTRIC CO., LTD. 2018



Figure 12-3. Typical Measurement Circuit for Lowside Transistor (Q_{UL}) in U-phase

13. Calculating Power Losses and Estimating Junction Temperature

This section describes the procedures to calculate power losses in switching transistors, and to estimate a junction temperature. Note that the descriptions listed here are applicable to the SX68000MH series, which is controlled by a 3-phase sine-wave PWM driving strategy.

For quick and easy references, we offer calculation support tools online. Please visit our website to find out more.

 DT0050: SX68000MH Calculation Tool http://www.semicon.sanken-ele.co.jp/en/calctool/mosfet_caltool_en.html

13.1 Power MOSFET

Total power loss in a power MOSFET can be obtained by taking the sum of the following losses: steady-state loss, P_{RON} ; switching loss, P_{SW} ; the steady-state loss of a body diode, P_{SD} . In the calculation procedure we offer, the recovery loss of a body diode, PRR, is considered negligibly small compared with the ratios of other losses.

The following subsections contain the mathematical procedures to calculate these losses (P_{RON} , P_{SW} , and P_{SD}) and the junction temperature of all power MOSFETs operating.

13.1.1 Power MOSFET Steady-state Loss, PRON

Steady-state loss in a power MOSFET can be computed by using the $R_{DS(ON)}$ vs. I_D curves, listed in Section 14.3.1. As expressed by the curves in Figure 13-1, linear approximations at a range the ID is actually used are obtained by: $R_{DS(ON)} = \alpha \times ID + \beta$. The values gained by the above calculation are then applied as parameters in Equation (4), below. Hence, the equation to obtain the power MOSFET steady-state loss, P_{RON} , is:

$$P_{\text{RON}} = \frac{1}{2\pi} \int_0^{\pi} I_D(\phi)^2 \times R_{DS(ON)}(\phi) \times DT \times d\phi$$
$$= 2\sqrt{2}\alpha \left(\frac{1}{3\pi} + \frac{3}{32}M \times \cos\theta\right) I_M^3$$
$$+ 2\beta \left(\frac{1}{8} + \frac{1}{3\pi}M \times \cos\theta\right) I_M^2. \quad (4)$$

Where:

D

 I_D is the drain current of the power MOSFET (A),

 $R_{DS(ON)}$ is the drain-to-source on-resistance of the power MOSFET (Ω),

DT is the duty cycle, which is given by

$$T = \frac{1 + M \times \sin(\varphi + \theta)}{2},$$

M is the modulation index (0 to 1),

 $\cos\theta$ is the motor power factor (0 to 1),

 I_M is the effective motor current (A),

- α is the slope of the linear approximation in the $R_{DS(ON)}$ vs. I_D curve, and
- β is the intercept of the linear approximation in the $R_{DS(ON)}$ vs. I_D curve.



Figure 13-1. Linear Approximate Equation of $R_{DS(ON)}$ vs. I_D Curve

13.1.2 Power MOSFET Switching Loss, Psw

Switching loss in a power MOSFET can be calculated by Equation (5) or (6), letting I_M be the effective current value of the motor.

• SX68001MH

$$P_{SW} = \frac{\sqrt{2}}{\pi} \times f_C \times \alpha_E \times I_M \times \frac{V_{DC}}{150}.$$
 (5)

• SX68003MH

$$P_{SW} = \frac{\sqrt{2}}{\pi} \times f_C \times \alpha_E \times I_M \times \frac{V_{DC}}{300}.$$
 (6)

Where:

f_C is the PWM carrier frequency (Hz),

 V_{DC} is the main power supply voltage (V), i.e., the VBBx pin input voltage, and

 α_E is the slope on the switching loss curve (see Section 14.3.2).

13.1.3 Body Diode Steady-state Loss, PsD

Steady-state loss in the body diode of a power MOSFET can be computed by using the V_{SD} vs. I_{SD} curves, listed in Section 14.3.1. As expressed by the curves in Figure 13-2, linear approximations at a range the I_{SD} is actually used are obtained by: $V_{SD} = \alpha \times I_{SD} + \beta$.

The values gained by the above calculation are then applied as parameters in Equation (7), below. Hence, the equation to obtain the body diode steady-state loss, P_{SD} , is:

$$P_{SD} = \frac{1}{2\pi} \int_0^{\pi} V_{SD} (\phi) \times I_{SD} (\phi) \times (1 - DT) \times d\phi$$

$$= \frac{1}{2} \alpha \left(\frac{1}{2} - \frac{4}{3\pi} M \times \cos \theta \right) I_{M}^{2} + \frac{\sqrt{2}}{\pi} \beta \left(\frac{1}{2} - \frac{\pi}{8} M \times \cos \theta \right) I_{M}.$$
⁽⁷⁾

Where:

- V_{SD} is the source-to-drain diode forward voltage of the power MOSFET (V),
- I_{SD} is the source-to-drain diode forward current of the power MOSFET (A),

DT is the duty cycle, which is given by

$$DT = \frac{1 + M \times \sin(\varphi + \theta)}{2}$$

M is the modulation index (0 to 1), $\cos\theta$ is the motor power factor (0 to 1), I_M is the effective motor current (A),

- α is the slope of the linear approximation in the V_{SD} vs. I_{SD} curve, and
- β is the intercept of the linear approximation in the V_{SD} vs. I_{SD} curve.



Figure 13-2. Linear Approximate Equation of V_{SD} vs. I_{SD} Curve

13.1.4 Estimating Junction Temperature of Power MOSFET

The junction temperature of all power MOSFETs operating, T_J, can be estimated with Equation (8):

$$T_{J} = R_{J-C} \times \{ (P_{RON} + P_{SW} + P_{SD}) \times 6 \} + T_{C} .$$
 (8)

Where:

 R_{J-C} is the junction-to-case thermal resistance (°C/W) of all the power MOSFETs operating, and

 T_C is the case temperature (°C), measured at the point defined in Figure 3-1.

14. Performance Curves

14.1 Transient Thermal Resistance Curves

The following graphs represent transient thermal resistance (the ratios of transient thermal resistance), with steadystate thermal resistance = 1.



14.2 Performance Curves of Control Parts

Figure 14-3 to Figure 14-27 provide performance curves of the control parts integrated in the SX68000MH series, including variety-dependent characteristics and thermal characteristics. T_J represents the junction temperature of the control parts.

Figure Number	Figure Caption
Figure 14-3	Logic Supply Current, I_{CC} vs. T_C (INx = 0 V)
Figure 14-4	Logic Supply Current, I_{CC} vs. T_C (INx = 5 V)
Figure 14-5	Logic Supply Current, I _{CC} vs. VCCx Pin Voltage, V _{CC}
Figure 14-6	Logic Supply Current in 1-phase Operation (HINx = 0 V), I_{BS} vs. T_C
Figure 14-7	Logic Supply Current in 1-phase Operation (HINx = 5 V), I_{BS} vs. T_C
Figure 14-8	VBx Pin Voltage, V _B vs. Logic Supply Current, I _{BS} (HINx = 0 V)
Figure 14-9	Logic Operation Start Voltage, V _{BS(ON)} vs. T _C
Figure 14-10	Logic Operation Stop Voltage, V _{BS(OFF)} vs. T _C
Figure 14-11	Logic Operation Start Voltage, V _{CC(ON)} vs. T _C
Figure 14-12	Logic Operation Stop Voltage, V _{CC(OFF)} vs. T _C
Figure 14-13	UVLO_VB Filtering Time vs. T _C
Figure 14-14	UVLO_VCC Filtering Time vs. T _C
Figure 14-15	High Level Input Signal Threshold Voltage, V _{IH} vs. T _C
Figure 14-16	Low Level Input Signal Threshold Voltage, V _{IL} vs. T _C
Figure 14-17	Input Current at High Level (HINx or LINx), I _{IN} vs. T _C
Figure 14-18	High-side Turn-on Propagation Delay vs. T _C (from HINx to HOx)
Figure 14-19	Low-side Turn-on Propagation Delay vs. T _C (from LINx to LOx)
Figure 14-20	Minimum Transmittable Pulse Width for High-side Switching, t _{HIN(MIN)} vs. T _C
Figure 14-21	Minimum Transmittable Pulse Width for Low-side Switching, tLIN(MIN) vs. TC
Figure 14-22	SD Pin Filtering Time vs. T _C
Figure 14-23	FO Pin Filtering Time vs. T _C
Figure 14-24	Current Limit Reference Voltage, V _{LIM} vs. T _C
Figure 14-25	OCP Threshold Voltage, V _{TRIP} vs. T _C
Figure 14-26	OCP Hold Time, t_P vs. T_C
Figure 14-27	OCP Blanking Time, t _{BK(OCP)} vs. T _C ; Current Limit Blanking Time, t _{BK(OCL)} vs. T _C
Figure 14-28	REG Pin Voltage, V _{REG} vs. T _C
Figure 14-28	ecofit

Table 14-1. Typical Characteristics of Control Parts



Figure 14-3. Logic Supply Current, I_{CC} vs. T_C (INx = 0 V)





Figure 14-5. Logic Supply Current, I_{CC} vs. VCCx Pin Voltage, V_{CC}







 $\begin{array}{ll} \mbox{Figure 14-7.} & \mbox{Logic Supply Current in 1-phase} \\ \mbox{Operation (HINx = 5 V), } I_{BS} \mbox{ vs. } T_{C} \end{array}$



Figure 14-8. VBx Pin Voltage, V_B vs. Logic Supply Current, I_{BS} (HINx = 0 V)



Figure 14-9. Logic Operation Start Voltage, $V_{BS(ON)}$ vs. T_C





Figure 14-11. Logic Operation Start Voltage, V_{CC(ON)} vs. T_C





Figure 14-13. UVLO_VB Filtering Time vs. T_C

Figure 14-14. UVLO_VCC Filtering Time vs. T_C









Figure 14-17. Input Current at High Level (HINx or LINx), I_{IN} vs. T_C



Figure 14-19. Low-side Turn-on Propagation Delay vs. T_C (from LINx to LOx)

Figure 14-18. High-side Turn-on Propagation Delay vs. T_C (from HINx to HOx)



Figure 14-20. Minimum Transmittable Pulse Width for High-side Switching, $t_{HIN(MIN)}$ vs. T_C



Figure 14-21. Minimum Transmittable Pulse Width for Low-side Switching, $t_{LIN(MIN)}$ vs. T_C











Figure 14-25. OCP Threshold Voltage, V_{TRIP} vs. T_C

Figure 14-26. OCP Hold Time, t_P vs. T_C



Figure 14-27. OCP Blanking Time, t_{BK(OCP)} vs. T_C;



14.3 Performance Curves of Output Parts

14.3.1 Output Transistor Performance Curves

14.3.1.1. SX68001MH



Figure 14-31. Power MOSFET RDS(ON) vs. ID

Figure 14-32. Power MOSFET V_{SD} vs. I_{SD}

14.3.2 Switching Loss Curves

Switching Loss, E, is the sum of turn-on loss and turn-off loss.

14.3.2.1. SX68001MH

Conditions: VBBx pin voltage = 150 V, half-bridge circuit with inductive load.



Figure 14-33. High-side Switching Loss

Figure 14-34. Low-side Switching Loss

14.3.2.2. SX68003MH

Conditions: VBBx pin voltage = 300 V, half-bridge circuit with inductive load.



Figure 14-35. High-side Switching Loss

Figure 14-36. Low-side Switching Loss

14.4 Allowable Effective Current Curves

The following curves represent allowable effective currents in 3-phase sine-wave PWM driving with parameters such as typical $R_{DS(ON)}$ or $V_{CE(SAT)}$, and typical switching losses.

14.4.1 SX68001MH

Operating conditions: VBBx pin input voltage, $V_{DC} = 150$ V; VCCx pin input voltage, $V_{CC} = 15$ V; modulation index, M = 0.9; motor power factor, $\cos\theta = 0.8$; junction temperature, $T_J = 150$ °C.



Figure 14-37. Allowable Effective Current ($f_c = 2 \text{ kHz}$): SX68001MH



Figure 14-38. Allowable Effective Current ($f_c = 16 \text{ kHz}$): SX68001MH

14.4.2 SX68003MH

Operating conditions: VBBx pin input voltage, $V_{DC} = 300$ V; VCCx pin input voltage, $V_{CC} = 15$ V; modulation index, M = 0.9; motor power factor, $\cos\theta = 0.8$; junction temperature, $T_J = 150$ °C.







Figure 14-40. Allowable Effective Current ($f_C = 16 \text{ kHz}$): SX68003MH

15. Pattern Layout Example

This section contains the schematic diagrams of a PCB pattern layout example using an SX68000MH series device. For details on the land pattern example of the IC, see Section 9.



Figure 15-1. Pattern Layout Example (Two-layer Board)



Figure 15-2. Circuit Diagram of PCB Pattern Layout Example

16. Typical Motor Driver Application

This section contains the information on the typical motor driver application listed in the previous section, including a circuit diagram, specifications, and the bill of the materials used.

• Motor Driver Specifications

IC	SX68003MH
Main Supply Voltage, VDC	300 VDC (typ.)
Rated Output Power	50 W

• Circuit Diagram

See Figure 15-2.

• Bill of Materials

Sill of Mate	erials				
Symbol	Part Type	Ratings	Symbol	Part Type	Ratings
C1	Electrolytic	22 µF, 35 V	CX1	Film	0.01 μF, 630 V
C2	Electrolytic	22 µF, 35 V	R1	General	0 Ω, 1/8 W
C3	Electrolytic	22 µF, 35 V	R2	General	4.7 kΩ, 1/8 W
C4	Electrolytic	47 μF, 35 V	R8*	Metal plate	10 kΩ, 1/8 W
C5	Ceramic	0.1 μF, 50 V	R9*	Metal plate	1 Ω, 2 W
C6	Ceramic	0.1 μF, 50 V	R10*	General	Open
C7	Ceramic	0.1 μF, 50 V	IPM1	IC	SX68003MH
C8	Ceramic	0.1 μF, 50 V	CN1	Pin header	Equiv. to B2P3-VH
C9	Ceramic	0.1 μF, 50 V	CN2	Pin header	Equiv. to B2P5-VH
C10	Ceramic	0.1 μF, 50 V	CN3	Connector	Equiv. to MA10-1
C11	Ceramic	0.1 μF, 50 V	CN4	Connector	Equiv. to MA06-1
C16	Ceramic	100 pF, 50 V			
C17	Ceramic	0.1 μF, 50 V			

* Refers to a part that requires adjustment based on operation performance in an actual application.

.sei

Important Notes

- All data, illustrations, graphs, tables and any other information included in this document (the "Information") as to Sanken's products listed herein (the "Sanken Products") are current as of the date this document is issued. The Information is subject to any change without notice due to improvement of the Sanken Products, etc. Please make sure to confirm with a Sanken sales representative that the contents set forth in this document reflect the latest revisions before use.
- The Sanken Products are intended for use as components of general purpose electronic equipment or apparatus (such as home appliances, office equipment, telecommunication equipment, measuring equipment, etc.). Prior to use of the Sanken Products, please put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken. When considering use of the Sanken Products for any applications that require higher reliability (such as transportation equipment and its control systems, traffic signal control systems or equipment, disaster/crime alarm systems, various safety devices, etc.), you must contact a Sanken sales representative to discuss the suitability of such use and put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken, prior to the use of the Sanken Products. The Sanken Products are not intended for use in any applications that require extremely high reliability such as: aerospace equipment; nuclear power control systems; and medical equipment or systems, whose failure or malfunction may result in death or serious injury to people, i.e., medical devices in Class III or a higher class as defined by relevant laws of Japan (collectively, the "Specific Applications"). Sanken assumes no liability or responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, resulting from the use of the Sanken Products in the Specific Applications or in manner not in compliance with the instructions set forth herein.
- In the event of using the Sanken Products by either (i) combining other products or materials or both therewith or (ii) physically, chemically or otherwise processing or treating or both the same, you must duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Although Sanken is making efforts to enhance the quality and reliability of its products, it is impossible to completely avoid the occurrence of any failure or defect or both in semiconductor products at a certain rate. You must take, at your own responsibility, preventative measures including using a sufficient safety design and confirming safety of any equipment or systems in/for which the Sanken Products are used, upon due consideration of a failure occurrence rate and derating, etc., in order not to cause any human injury or death, fire accident or social harm which may result from any failure or malfunction of the Sanken Products. Please refer to the relevant specification documents and Sanken's official website in relation to derating.
- No anti-radioactive ray design has been adopted for the Sanken Products.
- The circuit constant, operation examples, circuit examples, pattern layout examples, design examples, recommended examples, all information and evaluation results based thereon, etc., described in this document are presented for the sole purpose of reference of use of the Sanken Products.
- Sanken assumes no responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, or any possible infringement of any and all property rights including intellectual property rights and any other rights of you, users or any third party, resulting from the Information.
- No information in this document can be transcribed or copied or both without Sanken's prior written consent.
- Regarding the Information, no license, express, implied or otherwise, is granted hereby under any intellectual property rights and any other rights of Sanken.
- Unless otherwise agreed in writing between Sanken and you, Sanken makes no warranty of any kind, whether express or implied, including, without limitation, any warranty (i) as to the quality or performance of the Sanken Products (such as implied warranty of merchantability, and implied warranty of fitness for a particular purpose or special environment), (ii) that any Sanken Product is delivered free of claims of third parties by way of infringement or the like, (iii) that may arise from course of performance, course of dealing or usage of trade, and (iv) as to the Information (including its accuracy, usefulness, and reliability).
- In the event of using the Sanken Products, you must use the same after carefully examining all applicable environmental laws and regulations that regulate the inclusion or use or both of any particular controlled substances, including, but not limited to, the EU RoHS Directive, so as to be in strict compliance with such applicable laws and regulations.
- You must not use the Sanken Products or the Information for the purpose of any military applications or use, including but not limited to the development of weapons of mass destruction. In the event of exporting the Sanken Products or the Information, or providing them for non-residents, you must comply with all applicable export control laws and regulations in each country including the U.S. Export Administration Regulations (EAR) and the Foreign Exchange and Foreign Trade Act of Japan, and follow the procedures required by such applicable laws and regulations.
- Sanken assumes no responsibility for any troubles, which may occur during the transportation of the Sanken Products including the falling thereof, out of Sanken's distribution network.
- Although Sanken has prepared this document with its due care to pursue the accuracy thereof, Sanken does not warrant that it is error free and Sanken assumes no liability whatsoever for any and all damages and losses which may be suffered by you resulting from any possible errors or omissions in connection with the Information.
- Please refer to our official website in relation to general instructions and directions for using the Sanken Products, and refer to the relevant specification documents in relation to particular precautions when using the Sanken Products.
- All rights and title in and to any specific trademark or tradename belong to Sanken and such original right holder(s).