





- Over voltage and under voltage protection for 3.3V 5V and ±12V without external components
- Under voltage blanking function
- Power good input/output
- Externally adjustable PG delay
- Fault output
- Remote input
- Externally adjustable remote delay
- Precision voltage reference
- 2kV ESD protection (HBM)

Description

The TSM114 integrated circuit incorporates all of the sensing circuitry required to regulate and protect a multiple-output power supply (3.3V, 5V, and \pm 12V) from both over-voltage and under-voltage.

The TSM114 also includes all of the necessary functions for housekeeping features, which allow for safe operation under all conditions as well as very high system integration

A precise voltage reference is also integrated in the TSM114

Applications

■ PC ຣາ/ໄ?3 mu\ipile Power Line Housekeeວາງg IC (3.3V 5V ±12V)

Order Codes

N	
DIP-14	
(Plastic Pacitage)	
soletedul	

Pin Connections (top view)



Part Number		Temperature Range	Package Packaging		Marking	
	TSM114IN	0 to +95°C	DIP14	Tube	TSM114	

1 Pin Descriptions

Table 1: This table gives the pin description for DIP14 package

Name	Pin #	Туре	Function
Fault	1	Open collector	Fault output. Output of the over voltage and under voltage comparators
Gnd	2	Power supply	Signal ground and silicon substrate
PG	3	Open collector	Output of the Tpg comparator. This pin goes low upon an under voltage condition. Except for the delay set by the Tpg capacitor this pin always reflects the actual state of the under voltage sensing comparators output.
Трд	4	Timing capacitor	A capacitor from this pin to Gnd provides a delay between outputs rail voltage within regulation and PG output going high. Capacitor discharges whenever Bsense low or Rem high or UVP is detected.
Rem	5	Control Input pin	Pulling this pin high will send the Fault pin high latching off the power supply, reset the internal latch, discharge the start-up timing capacitors, T is and Tpg capacitors, allowing normal start up of the system. Pulling $t_{n,s}$ in low will send the Fault pin low, initiating a normal start up function
Trem	6	Timing capacitor	A capacitor from this pin to Gnd will delay the Fault signal when the Rem pin is used to shut down the power supply. The PG will signal a power failure warming immediately, but the Fault pin shut down of the power will be delayed.
Tuv	7	Timing capacitor	A capacitor from this pin to Gnd will provide the under voltage blanking function. This capacitor is charging when the Psense and Rem signal is in the right state. As the voltage at this pin (3) larger than the Vref voltage. The under voltage function resurce.
Bsense	8	Control input pin	Non inverting input to the Beense voltage sensing comparator. Pulling this pin lower than 2.5V yill cause PG goes low and Tuv goes low.
Vs5	9	Analog input	Over voltage and uncler voltage detection for +5V rail
Vs12	10	Analog input	Over voltage and under voltage detection for +12V rail
Vs-12	11	Analog input	Over vc ltage and under voltage detection for -12V rail.
Vs3.3	12	Analog input	Over . on age and under voltage detection for 3.3V rail. This function is disabled by connecting to Vcc
Rcrnt	13	Analog input	A esister from this pin to Gnd will provide the internal constant current.
Vcc	14	Power supply	Supply input voltage

2 Absolute Maximum Ratings

Table 2: Key parameters and their absolute maximum ratings

Symbol	DC Supply Voltage	Value	Unit
Vec	DC Supply Voltage ¹	-0.3 to 25	V
V ວm∈ x	Terminal voltage V12, V5, V3.3	-0.3 to 25	V
Vnmax	Terminal voltage V-12	-16 to Vref	V
VDBTT	VTuv, VTpg, VTrem input voltage	-0.3 to 3.3V	V
VTER	Other terminals	-0.3 to Vcc	V
PT	Power dissipation	1	W
Toper	Operational temperature	0 to 95	°C
Tstg	Storage temperature	-55 to 150	°C
Tj	Junction temperature	150	°C
ESD	Electrostatic Discharge	2K	V

1) All voltage values, except differential voltage are with respect to network ground terminal.

Table 3: Operating Conditions

Symbol	Parameter	Value	Unit
Vcc	DC Supply Conditions	4.2 to 24	V



3 Electrical Characteristics

Table 4: Tamb = 25°C, Vcc=5V, Vs3.3=1.3V, Vs5=5V, Vs12= 12V, Vs-12=-12V, Rem=Low, Rcrnt=24K Ω

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
Total Curre	ent Consumption					
lcc	Total Supply Current		4	6	8	mA
Vccmin	Min operating Vcc				4.2	V
Over Voltag	ge and Under Voltage Protection					
Vov12	Over Voltage Sense 12V		13.5	14	14.4	V
Vuv12	Under Voltage Sense 12V		8.85	9.12	9.39	V
lin12	Input current Voltage sense 12V		100	200	300	μA
Vov5	Over Voltage Sense 5V		6.01	6.20	6.39	V
Vuv5	Under Voltage Sense 5V		4.00	4.12	4.2.4	ŪV
lin5	Input current Voltage Sense 5V		100	200	310	μA
Vov3.3	Over Voltage Sense 3.3V		1.43	1.475	1.52	V
Vuv3.3	Under Voltage Sense 3.3V		1.09	1 125	1.16	V
lin3.3	Input current Voltage Sense 3.3V		-2	0	2	μA
Dis3.3	Disable Voltage Sense 3.3V ¹	A	20	3.3	4.0	V
Vov-12	Over Voltage Sense -12V		15.49	-15.04	-14.58	V
Vuv-12	Under Voltage Sense -12V	CO.	-9.99	-9.70	-9.39	V
lin-12	Input current Voltage sense -12V		-300	-200	-100	μA
Dis-12	Disable Voltage Sense -12V		1.5	2	2.5	V
Tdelay	Internal time		18	30	42	μs
Bsense		6 0		1		
Thbs	Bsense voltage threshold	C	2.43	2.50	2.562	V
Ilbs	Bsense current leakage		-1.2	0		μA
lobs	Current source	Bsense=3V	225	250	275	μA
DlobsT	Current source drift in temp erature	Tmin. < Tamb < Tmax		10		μA
Vbsoh	Clamp voltage	loBsense=1µA	3.3	3.6	3.9	V
Vinbs	Input voltage		-0.3		3.3	V
Under Volta	age Blarin'n r (luv)					
lotuv	Current output source		9	10	11	μA
THtuv	Gin threshold blanking	From low to high voltage	2.425	2.50	2.575	V
TL.W	Low threshold blanking	From high to low voltage	1.9	2	2.1	V
V_ith!	Current discharge of Tuv		2	5		mA
Vtuvol	Low output voltage				0.2	V
Vtuvoh	Clamp voltage		3.3	3.6	3.9	V
VinTuv	Input voltage		-0.3		3.3	V
Dlotuv	Current source drift in temperature	Tmin. < Tamb < Tmax			2	μA
Rem			1	1		
THrm	High threshold	From Low to high	1.87	1.93	2.00	V
TLrm	Low threshold	From high to low	1	1.2	1.4	V
TRem	1	. <u> </u>	1	L		
lotrm	TRem current source		9	10	11	μA
THtrm	High thresold voltage TRem	From low to high	2.425	2.50	2.575	V
TLtrm	Low thresold voltage TRem	From high to low	1.9	2	2.1	V

57

	Parameter	Test Condition	Min	Тур	Max	U
ldtrm	Current discharge of TRem		2	5		m
Vtrmol	Low output voltage				0.2	١
Vtrmoh	Clamp voltage		3.3	3.6	3.9	١
Vintrm	Input voltage		-0.3		3.3	١
Dlotrm	Current source drift in temperature	Tmin. < Tamb < Tmax			2	μ
Power Goo	od (PG)					
Ipgol	Sink current	VolPg=0.2V	10			m
Vpgol	Low output voltage	Isink=10mA			0.2	V
Tpgr	Rise time PG	Rpg=1K			500	n
Трд	•				•	
lotpg	Current source		9	10	11	u.
THtpg	High threshold	From low to high	2.425	2.50	2.575	=
TLtpg	Low threshold	From high to low	1.9	2.00	2.010	
Idtpg	Current discharge		2	5		m
Vtpgol	Low output voltage				0.2	
Vtpgoh	Clamp voltage		3.3	3.6	3.9	
Vintpg	Input voltage		-0.3		3.3	\
Dlotpg	Current source drift in temperature	Tmin. < Tamb < Tmax		ÂÙ	2	μ
Fault	· · ·	0		50-		
lfltol	IFault sink current	VolFault-0.2v	10			m
	Low output voltage	Isinkl ault = CmA			0.2	1
Vfltol						
Vfltol Rcrnt	l · -					
Danut	l · -	10 Cle	1.03	2.02	2 11	\ \
Danut	l · -	etc letc	1.93	2.02	2.11	١
Danut	l · -	/i ən using DisVs33 disable functic	1.93 n, connecte	2.02 d to Vcc is		\
Danut	l · -	/i en using DisVs33 disable functio				\ \
Danut	l · -	A en using DisVs33 disable function				<u>\</u>
Danut	l · -	/i en using DisVs33 disable functio				
Danut	l · -	// en using DisVs33 disable functio				
Danut	l · -	A en using DisVs33 disable functio				
Danut	l · -	A en using DisVs33 disable functio				
Danut	l · -	A en using DisVs33 disable functio				
Danut	l · -	A en using DisVs33 disable function				V
Danut	l · -	A en using DisVs33 disable function				
Danut	l · -	A on using DisVs33 disable functio				
Danut	l · -	A en using DisVs33 disable functio				
Danut	Output voltage	A en using DisVs33 disable functio				

<u>/</u>۲

Figure 1: Application Schematic



Figure 3: Detailed Internal Schematic



Figure 4: Rem On/Off





57



Figure 5: OVP Function Rem On/Off, Tuv start up

Figure 6: OVP function, Rem On/Off, Tuv start up







57







57





47/

Table 5: Truth table for OVP and UVP detection

 Vs12	Vs5	Vs3.3	Vs-12	Pg
Uv <vs12<ov< td=""><td>Uv<vs5<ov< td=""><td>Uv<vs3.3<ov< td=""><td>Uv<vs-12<ov< td=""><td>1</td></vs-12<ov<></td></vs3.3<ov<></td></vs5<ov<></td></vs12<ov<>	Uv <vs5<ov< td=""><td>Uv<vs3.3<ov< td=""><td>Uv<vs-12<ov< td=""><td>1</td></vs-12<ov<></td></vs3.3<ov<></td></vs5<ov<>	Uv <vs3.3<ov< td=""><td>Uv<vs-12<ov< td=""><td>1</td></vs-12<ov<></td></vs3.3<ov<>	Uv <vs-12<ov< td=""><td>1</td></vs-12<ov<>	1
 Vuv12	х	х	х	0
Vov12	х	х	x	0
х	Vuv5	х	х	0
х	Vov5	х	x	0
х	х	Vuv3.3	х	0
Х	Х	Vov3.3	Х	0
Х	x	Dis3.3	х	Versus other rails
Х	x	Х	x	0
Х	x	Х	х	0
Х	x	Х	х	Versus other mails
Х	x	Х	Vuv-12	0
Х	x	Х	Vov-12	2
х	х	х	Dis-12	Vensus other rails
Obsole solete	re Production		Dis-12	

4 Housekeeping IC

TSM114 is a one chip solution for all PC SMPS: it integrates on one chip the Housekeeping Circuitry (Over Voltage and Under Voltage protections, with adequate sequencing).

Multiple Power Line Protection

The TSM114 Housekeeping Circuit is dedicated to 3.3V, 5V and \pm 12V power lines protection. It integrates a Precision Voltage Reference, a multiple Over Voltage Protection Circuit and a multiple Under Voltage Protection Circuit as well as all the necessary logic and transient timing management circuits for optimal and secure communication with the motherboard, during start up, switch off and stabilized conditions.

Over Voltage Protection

The Over Voltage Protection Circuit is made of comparators with internal voltage thresholds which do not require any external components for proper operation. The outputs of these comparators are ORed.

Under Voltage Protection

The Under Voltage Protection Circuit is made of comparators with internal voltage thresholds which do not require any external components for proper operation. The output's of these comparators are ORed, and planked by an internal delay circuitry (Power Up Blanking - Tuv) which can be adjusted with an external capacitor (Cuv). This allovis in at during power up, the under voltage protection circuit is inhibited.

Fault

The Over Voltage and Under Voltage Circuits outputs are ORed before activating a latch. When activated, this latch commands the full switch OFF of the main power lines (3.3V, 5V, 12V) by an external link between the housekeeping and the primary PWM circuits via the main optocoupler or any other device.

Power Good

The Under Voltage Circuits are Ored to switch the Power Good output active (PG) to were the motherboard that the voltage of at least one of the three power lines is out of range. The PG activation bears an internal Trig delay circuitry which can be adjusted with an external capacitor (Cpg).

Remote Contice

Thanks to this information link to the motherboard, a resolving signal to the latch is achievable with the Remote pin (REM). When the Remote pin is active, the external Fault link between Housekeeping circuit and the PWM generator is active (high = PWM OFF) and the PG pin is active (high). Note that to reset effectively the latch, a minimum width Remote pulse should be applied thanks to an internal delay circuitry (Trem) which can be adjusted with an external capacitor (Crem).

/رکا

C

57

5 Package Mechanical Data

Plastic DIP-14 MECHANICAL DATA						
DIM.		mm.			inch	
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	1.39		1.65	0.055		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	0
е		2.54			0.100	
e3		15.24			0.600	
F			7.1		0	0.280
I			5.1	c C		0.201
L		3.3		103	0.130	
Z	1.27		2.54	0.050		0.100



TSM114

obsolete Product(s) obsolete Product(s) solete

6 Revision History

Date	Revision	Description of Changes
01 October 2004	1	First Release

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

ate Product(s)

The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Repubic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

