

Asahi **KASEI**

ASAHI KASEI EMD

AK4705A

2ch 24bit DAC with AV SCART Switch

GENERAL DESCRIPTION

The AK4705A offers the ideal features for digital set-top-box systems. Using AKM's multi-bit architecture for its modulator, the AK4705A delivers a wide dynamic range while preserving linearity for improved THD+N performance. The AK4705A integrates a combination of SCF and CTF filters, removing the need for high cost external filters and increasing performance for systems with excessive clock jitter. The AK4705A also including the audio switches, volumes, video switches, video filters, etc. designed primarily for digital set-top-box systems. The AK4705A is offered in a space saving 48-pin LQFP package.


	FEATURES
DAC	
☐ Samplir	ng Rates Ranging from 32kHz to 50kHz
	igh Attenuation 8x FIR Digital Filter
	der Analog LPF
	Buffer with Single-Ended Output
	De-Emphasis for 32k, 44.1k and 48kHz Sampling
	nat: 24bit MSB Justified, I ² S, 18/16bit LSB Justified
	Clock: 256fs, 384fs
	lerance to Clock Jitter
	hes for SCART
Audio Secti	
□ THD+N:	-86dB (@2Vrms)
	c Range: 96dB (@2Vrms)
	Analog Volume with Pop-noise Free Circuit
(+6d	B to -60dB & Mute)
☐ Analog	Inputs
Tv	vo Stereo Inputs (TV&VCR SCART)
Oı	ne Stereo Input (Changeover to Internal DAC)
☐ Analog	Outputs
Two	Stereo Outputs (TV, VCR SCART)
One	Mono Output (Modulator)
□ Pop Noi	ise Free Circuit for Power On/Off
Video Secti	on
□ Integrat	ed LPF: -40dB@27MHz
□ 75ohm	Driver
□ 6dB Gai	in for Outputs
□ Adjusta	ble Gain
	/BS/Y Inputs (ENCx2, TV, VCR),
Three C	VBS/Y Outputs (RF, TV, VCR)
	/C Inputs (ENCx2, VCR),
	C outputs (TV, VCR)
	ctional Control for VCR-Red/Chroma
☐ Two G a	and B Inputs (ENC, VCR),
One G	and B Outputs (TV)
	Option (to 6MHz)
□ VCR Inp	out Monitor
•	ugh Mode for Standby
	up Mode for Power Saving
	#16(Fast Blanking), Pin#8(Slow Blanking) Control
AK4702/04 Sc	oftware Compatible






Power Supply
□ 5V+/-5% and 12V+/-5%
☐ Low Power Dissipation / Low Power Standby Mode
Package
☐ Small 48pin LQFP
Full Compatible with AK4705







Audio Block(DAPD="0")












■ Ordering Guide

AK4705AEQ $-10 \sim +70^{\circ}$ C 48pin LQFP (0.5mm pitch) AKD4705A Evaluation Board for AK4705A

■ Pin Layout





■ Main difference between AK4702/4704 and AK4705/A

Items		AK4702	AK4704	AK4705/A
Audio	Audio bits	18bit	24bit	24bit
	Digital filter attenuation level	54dB	64dB	64dB
	+4dB gain at DAC volume#0 (total: +10dB max)	-	X	X
	DAC power-down/analog input mode	-	X	X
	Volume#1 output for VCROUTL/R switch matrix	-	X	X
	MONO mixing for VCROUTL/R	-	X	X
	MONO input	X	-	-
Video	Video filter	-	X	X
	150ohm video driver for modulator	-	X	X
	Y/C mixer for modulator	-	X	-
	VCR video input monitor	-	X	X
	VCR Slow Blanking monitor in output mode.	enabled	disabled	disabled
	TV/VCR CVBS input detection & Power Save Mode	-	X	X
	Y/Pb/Pr option	_	-	X
	RGB support in Auto Mode	-	-	X
Pinout	MONOIN Pin (at AK4702 Pin #28)	MONOIN	FILT	REFI
		Pin# 28	Pin #28	Pin #9
	ENCB Pin to TVINL Pin	Pin #9 ~ #27	Pin #9 ~ #27	Pin #10 ~ #28
Others	I ² C speed (max)	100kHz	400kHz	400kHz
	Mask bits for INT function (09H)	_	X	X
	FB/SB loop back in auto mode.	-	-	X

(-: NOT available. X: Available)



PIN/FUNCTION

No.	Pin Name	I/O	Function
1	VCRC	0	Chrominance Output Pin for VCR
2	VVSS	-	Video Ground Pin. 0V.
3	TVVOUT	О	Composite/Luminance Output Pin for TV
4	VVD2	-	Video Power Supply Pin #2, 5V.
	, , , , ,		Normally connected to VVSS with a 0.1µF ceramic capacitor in parallel with
			a 10µF electrolytic cap.
5	TVRC	О	Red/Chrominance/Pr Output Pin for TV
6	TVG	0	Green/Y Output Pin for TV
7	TVB	0	Blue/Pb Output Pin for TV
8	VVD1	-	Video Power Supply Pin #1, 5V.
Ü	, , 21		Normally connected to VVSS with a 0.1µF ceramic capacitor in parallel with
			a 10µF electrolytic cap.
9	REFI	0	Video Current Reference Setup Pin
	10011		Normally connected to VVD1 through a $10k\Omega\pm1\%$ resistor externally.
10	ENCB	I	Blue/Pb Input Pin for Encoder
11	ENCG	I	Green/Y Input Pin for Encoder
12	ENCRC	I	Red/Chrominance/Pr Input Pin for Encoder
13	ENCC	I	Chrominance Input Pin for Encoder
14	ENCV	I	Composite/Luminance Input1 Pin for Encoder
15	ENCY	I	Composite/Luminance Input2 Pin for Encoder
16	TVVIN	I	Composite/Luminance Input Pin for TV
17	VCRVIN	I	Composite/Luminance Input Pin for VCR
18	VCRFB	I	Fast Blanking Input Pin for VCR
19	VCRRC	I	Red/Chrominance/Pr Input Pin for VCR
20	VCRG	I	Green Input Pin for VCR
21	VCRB	I	Blue/Pb Input Pin for VCR
22	INT	О	Interrupt Pin for Video Blanking.
			Normally connected to VD(5V) through $10k\Omega$ resistor externally.
23	VCRSB	I/O	Slow Blanking Input/Output Pin for VCR
24	TVSB	О	Slow Blanking Output Pin for TV
25	VCRINR	I	Rch VCR Audio Input Pin
26	VCRINL	I	Leh VCR Audio Input Pin
27	TVINR	I	Rch TV Audio Input Pin
28	TVINL	I	Lch TV Audio Input Pin
29	VCROUTR	O	Rch VCR Audio Output Pin
30	VCROUTL	0	Lch VCR Audio Output Pin
31	TVOUTR	0	Rch TV Audio Output Pin
32	TVOUTL	0	Lch TV Audio Output Pin
33	MONOOUT	0	MONO Analog Output Pin
34	VP	-	Power Supply Pin. 12V.
			Normally connected to VSS with a 0.1 µF ceramic capacitor in parallel with a
			10μF electrolytic cap.
35	DVCOM	О	DAC Common Voltage Pin
			Normally connected to VSS with a 0.1µF ceramic capacitor in parallel with a
			10μF electrolytic cap.
36	PVCOM	О	Audio Common Voltage Pin
			Normally connected to VSS with a 0.1 µF ceramic capacitor in parallel with a
			10μF electrolytic cap. The caps affect the settling time of audio bias level.



PIN/FUNCTION (Continued)

37	VSS	-	Ground Pin. 0V.
38	VD	-	DAC Power Supply Pin. 5V.
			Normally connected to VSS with a 0.1 µF ceramic capacitor in parallel with a
			10μF electrolytic cap.
39	MCLK	I	Master Clock Input Pin at DAPD= "0".
	(NC)	-	No Connect pin at DAPD= "1". This pin should be open.
40	BICK	I	Audio Serial Data Clock Pin at DAPD= "0".
	DACR	I	Rch Analog Audio Input Pin at DAPD= "1".
41	SDTI	I	Audio Serial Data Input Pin at DAPD= "0".
	(NC)	-	No Connect pin at DAPD= "1". This pin should be open.
42	LRCK	I	L/R Clock Pin at DAPD= "0".
	DACL	I	Lch Analog Audio Input Pin at DAPD="1".
43	SCL	I	Control Data Clock Pin
44	SDA	I/O	Control Data Pin
45	PDN	I	Power-Down Mode Pin
			When at "L", the AK4705A is in the power-down mode and is held in reset.
			The AK4705A should always be reset upon power-up.
46	RFV	О	Composite Output Pin for RF modulator
47	VCRVOUT	О	Composite/Luminance Output Pin for VCR
48	TVFB	О	Fast Blanking Output Pin for TV

■ Handling of Unused Pin

The unused I/O pins should be processed appropriately as below.

Classification	Pin Name	Setting
Analog	VCRC, TVVOUT, TVRC, TVG, TVB, ENCB, ENCG, ENCRC, ENCC, ENCV, ENCY, TVVIN, VCRVIN, VCRRC, VCRG, VCRB, VCRINR, VCRINL, TVINR, TVINL, VCROUTR, VCROUTL, TVOUTR, TVOUTL, MONOOUT, DACR, DACL, RFV, VCRVOUT	These pins should be open.
Digital	VCRSB (O), TVFB, TVSB VCRFB, VCRSB (I), MCLK, BICK, SDTI, LRCK, SCL, SDA, INT	These pins should be open. These pins should be connected to VSS.



INTARNAL EQUIVALENT CIRCUITS

Pin No.	Pin Name	Туре	Equivalent Circuit	Description
39 40 41 42 43 45	MCLK BICK SDTI LRCK SCL PDN	Digital IN (DAPD= "0") Analog IN (DAPD= "1")	VD (60k)	The 60kΩ is attached only for BICK pin and LRCK pin.
44	SDA	Digital I/O	VD 200 W VSS	I2C Bus voltage must not exceed VD.
22	INT	Digital OUT	VP VSS ////	Normally connected to $VD(5V)$ through $10k\Omega$ resistor externally.
46 47 48 1 3 5 6 7	RFV VCROUT TVFB VCRC TVVOUT TVRC TVG	Video OUT	VVD1 VVD2	
9	REFI	REFI IN	VVD1 200 W VVSS	Normally connected to VVD1 through a $10k\Omega$ $\pm 1\%$ resistor.



Pin No.	Pin Name	Туре	Equivalent Circuit	Description
10 11 12 13 14 15 16 17 18 19 20 21	ENCB ENCG ENCC ENCV ENCY TVVIN VCRVIN VCRFB VCRRC VCRG VCRB	Video IN	VVD1 200 → W (60K) VVSS	The $60~\text{k}\Omega$ is attached for ENCC pin, ENCRC (chroma mode) pin and VCRRC (chroma mode) pin.
23 24	VCRSB TVSB	Video SB	VP VP 200 S(120k) VSS VSS VSS	The $120k\Omega$ is not attached for TVSB pin.
25 26 27 28	VCRINR VCRINL TVINR TVINL	Audio IN	VP 150k VSS	
29 30 31 32 33	VCROUTR VCROUTL TVOUTR TVOUTL MONOOU T	Audio OUT	VP VP VP 100 P- W VSS VSS	
35 36	DVCOM PVCOM	VCOM OUT	VD VD VD 100 VSS VSS VSS	



ABSOLUTE MAXIMUM RATINGS

(VSS=VVSS=0V; Note: 1)

Parameter	Symbol	min	max	Units
Power Supply (Note: 2)	VD	-0.3	6.0	V
	VVD1	-0.3	6.0	V
	VVD2	-0.3	6.0	V
	VP	-0.3-	14	V
Input Current (any pins except for supplies)	IIN	-	±10	mA
Input Voltage	VIND	-0.3	VD+0.3	V
Video Input Voltage	VINV	-0.3	VVD1+0.3	V
Audio Input Voltage (except DACL/R pins)	VINA	-0.3	VP+0.3	V
Audio Input Voltage (DACL/R pins)	VINA	-0.3	VD+0.3	V
Ambient Operating Temperature	Та	-10	70	°C
Storage Temperature	Tstg	-65	150	°C

Note: 1. All voltages with respect to ground.

Note: 2. VSS and VVSS must be connected to the same analog ground plane.

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

RECOMMENDED OPERATING CONDITIONS

(VSS=VVSS=0V; Note: 1)

Parameter	Symbol	min	typ	max	Units
Power Supply (Note: 3)	VD	4.75	5.0	5.25	V
	VVD1/VVD2	4.75	5.0	5.25	V
	VP	11.4	12	12.6	V

Note: 3. Analog output voltage scales with the voltage of VD.

AOUT (typ@0dB) = $2Vrms \times VD/5$.

The VVD1 and VVD2 must be the same voltage.

ELECTRICAL CHARACTERISTICS

 $(Ta = 25^{\circ}C; VP=12V, VD = 5V; VVD1=VVD2 = 5V; fs = 48kHz; BICK = 64fs)$

Power Supplies						
Parameter	min	typ	max	Units		
Power Supply Current						
Normal Operation (PDN pin = "H"; Note: 4)						
VD		14	-	mA		
VVD1+VVD2		46	-	mA		
VD+ VVD1+VVD2		-	126	mA		
VP		6	12	mA		
Power-Down Mode (PDN pin = "L"; Note: 5)						
VD		10	100	μA		
VVD1+VVD2		10	100	μA		
VP		10	100	μA		

Note: 4. STBY bit = "L", all video outputs are active.

No signal, no load for A/V switches. fs=48kHz "0" data input for DAC.

Note: 5. All digital inputs including clock pins (MCLK, BICK and LRCK) are held at VD or VSS.

^{*}AKEMD assumes no responsibility for the usage beyond the conditions in this datasheet.

μΑ

 ± 100



(SDA pin: Iout= 3mA, INT pin: Iout= 1mA)

Input Leakage Current

DIGITAL CHARACTERISTICS $(Ta = 25^{\circ}C; VD = 4.75 \sim 5.25V)$ Symbol Units **Parameter** min typ max High-Level Input Voltage VIH 2.0 V Low-Level Input Voltage VIL 0.8 V Low-Level Output Voltage VOL V 0.4

ANALOG CHARACTERISTICS (AUDIO)

Iin

 $(Ta = 25^{\circ}C; VP=12V, VD = 5V; VVD1=VVD2 = 5V; fs = 48kHz; BICK = 64fs; Signal Frequency = 1kHz; 24bit Input Data; Measurement frequency = <math>20Hz \sim 20kHz; R_L \ge 4.5k\Omega; Volume \#0=Volume \#1=0dB, 0dB=2Vrms output; unless otherwise specified)$

Parameter	min	typ	max	Units
DAC Resolution			24	bit
Analog Input: (TVINL/TVINR/VCRINL/VCRINR pins)				
Analog Input Characteristics				
Input Voltage			2	Vrms
Input Resistance	100	150	-	kΩ
Analog Input: (DACL/DACR pin)				
Analog Input Characteristics				
Input Voltage			1	Vrms
Input Resistance	40	60	-	kΩ
Stereo/Mono Output: (TVOUTL/TVOUTR/VCROUTL/VC	CROUTR/MO	NOOUT pins; N	ote: 6)	
Analog Output Characteristics				
Volume#0 Gain (DAPD bit = "0")				
(DVOL1-0 = "00")	-	0	-	dB
(DVOL1-0 = "01")	-	-6	-	dB
(DVOL1-0 = "10")	-	+2.44	-	dB
(DVOL1-0 = "11". Note: 7)	-	+4	-	dB
Volume#2 Gain (DAPD bit = "1")				
(DVOL1-0 = "00")	5.3	6	6.7	dB
(DVOL1-0 = "01")	-0.7	0	0.7	dB
Volume#1 Step Width (+6dB to -12dB)	1.6	2	2.4	dB
(-12dB to -40dB)	0.5	2	3.5	dB
(-40dB to -60dB)	0.1	2	3.9	dB
THD+N (at 2Vrms output. Note: 8)		-86	-80	dB
(at 3Vrms output. Note: 8, Note: 9)		-60	-	dB
Dynamic Range (-60dB Output, A-weighted. Note: 8)	92	96		dB
S/N (A-weighted. Note: 8)	92	96		dB
Interchannel Isolation (Note: 8, Note: 10)	80	90		dB
Interchannel Gain Mismatch (Note: 8, Note: 10)	-	0.3	-	dB
Gain Drift	-	200	-	ppm/°
Load Resistance (AC-Lord)				
TVOUTL/R, VCROUTL/R, MONOOUT	4.5			kΩ
Load Capacitance				
TVOUTL/R, VCROUTL/R, MONOOUT			20	pF
Output Voltage (Note: 11)	1.85	2	2.15	Vrms
Power Supply Rejection (PSR. Note: 12)	_	50		dB

Note: 6. Measured by Audio Precision System Two Cascade.

Note: 7. Output clips over –2.5dBFS digital input.

Note: 8. DAC to TVOUT

Note: 9. Except VCROUTL/VCROUTL pins.

Note: 10. Between TVOUTL and TVOUTR with digital inputs 1kHz/0dBFS.





Note: 11. Full-scale output voltage by DAC (0dBFS). Output voltage of DAC scales with the voltage of VD, Stereo output (typ@0dBFS) = $2Vrms \times VD/5$ when volume#0=volume#1=0dB. The output must not exceed 3Vrms. Note: 12. The PSR is applied to VD with 1kHz, 100mV.

	FILTER CHARACTERISTICS								
$(Ta = 25^{\circ}C; VI)$	$Ta = 25^{\circ}C$; $VP = 11.4 \sim 12.6V$, $VD = 4.75 \sim 5.25V$, $VVD1 = VVD2 = 4.75 \sim 5.25V$; $fs = 48$ kHz; $DEM0 = "1"$, $DEM1 = "0"$)								
Parameter			Symbol	min	typ	max	Units		
Digital filter	Digital filter								
Passband	±0.05dB	(Note: 13)	PB	0		21.77	kHz		
	-6.0dB	, , , , ,		-	24.0	-	kHz		
Stopband		(Note: 13)	SB	26.23			kHz		
Passband Rip	ple		PR			± 0.01	dB		
Stopband Atto	enuation		SA	64			dB		
Group Delay		(Note: 14)	GD	-	24	-	1/fs		
Digital Filter	· + LPF								
Frequency Re	esponse $0 \sim 20$.0kHz	FR	-	± 0.5	-	dB		

Note: 13. The passband and stopband frequencies scale with fs.

e.g.) PB=0.4535×fs (@±0.05dB), SB=0.546×fs.

Note: 14. The calculating delay time which occurred by digital filtering. This time is from setting the 16/18/24bit data of both channels to input register to the output of analog signal.



ANALOG CHARACTERISTICS (VIDEO)

(Ta = 25°C; VP=12V, VD = 5V; VVD1=VVD2 = 5V; VVOL1/0= "00" unless specified.)

Parameter		Conditions	min	typ	max	Units
Sync Tip Clamp Voltage	at output pin.			0.7		V
Chrominance Bias Voltage	at output pin.			2.2		V
Pb/Pr Clamp Voltage	at output pin.			2.2		V
Gain	Input=0.3Vp-p, 1	00kHz	5.5	6	6.5	dB
RGB Gain	Input=0.3Vp-p,	VVOL1/0= "00"	5.5	6	6.5	dB
	100kHz	VVOL1/0= "01"	6.7	7.2	7.7	dB
		VVOL1/0="10"	7.7	8.2	8.7	dB
		VVOL1/0="11"	8.6	9.1	9.6	dB
Interchannel Gain Mismatch	TVRC, TVG, TV	B. Input=0.3Vp-p, 100kHz.	-0.5	-	0.5	dB
Frequency Response		C1=C2=0pF. 100kHz to 6MHz.	-1.0		0.5	dB
		at 10MHz.		-3		dB
		at 27MHz.		-40	-25	dB
Group Delay Distortion	At 4.43MHz with respect to 1MHz.				15	ns
Input Impedance	Chrominance input (internally biased)		40	60	-	kΩ
Input Signal	f=100kHz, maximum with distortion < 1.0%, gain=6dB.		-	-	1.5	Vpp
Load Resistance	(Figure 1)			-	-	Ω
Load Capacitance	C1 (Figure 1)				400	рF
•	C2 (Figure 1)				15	pF
Dynamic Output Signal	f=100kHz, maxin	num with distortion < 1.0%	-	-	3	Vpp
Y/C Crosstalk	f=4.43MHz, 1V	p-p input. Among TVVOUT,	-	-50	-	dB
	TVRC, VCRVOU	JT and VCRC outputs.				
S/N	Reference Level:	= 0.7Vp-p, CCIR 567 weighting.	-	74	-	dB
	BW= 15kHz to 5	MHz.				
Differential Gain		odulated staircase.	-	+0.4	-	%
	chrominance &bu	ırst are 280mVpp, 4.43MHz.				
Differential Phase	0.7 Vpp 5steps mo	odulated staircase.	-	+0.8	-	Degree
	chrominance &bu	irst are 280mVpp, 4.43MHz.				




Figure 1. Load Resistance R1+R2 and Load Capacitance C1/C2.



SWITCHING CHARACTERISTICS

 $(Ta = 25^{\circ}C; VP=11.4 \sim 12.6V, VD = 4.75 \sim 5.25V, VVD1=VVD2 = 4.75 \sim 5.25V)$

Parameter	Symbol	Min	typ	max	Units
Master Clock Frequency 256fs:	fCLK	8.192		12.8	MHz
Duty Cycle	dCLK	40		60	%
384fs:	fCLK	12.288		19.2	MHz
Duty Cycle	dCLK	40		60	%
LRCK Frequency	fs	32		50	kHz
Duty Cycle	Duty	45		55	%
Audio Interface Timing					
BICK Period	tBCK	312.5			ns
BICK Pulse Width Low	tBCKL	100			ns
Pulse Width High	tBCKH	100			ns
BICK "\" to LRCK Edge (Note: 15)	tBLR	50			ns
LRCK Edge to BICK "\" (Note: 15)	tLRB	50			ns
SDTI Hold Time	tSDH	50			ns
SDTI Setup Time	tSDS	50			ns
Control Interface Timing (I ² C Bus):					
SCL Clock Frequency	fSCL	-		400	kHz
Bus Free Time Between Transmissions	tBUF	1.3		_	μs
Start Condition Hold Time	tHD:STA	0.6		_	μs
(prior to first clock pulse)					
Clock Low Time	tLOW	1.3		-	μs
Clock High Time	tHIGH	0.6		-	μs
Setup Time for Repeated Start Condition	tSU:STA	0.6		-	μs
SDA Hold Time from SCL Falling (Note: 16)	tHD:DAT	0		-	μs
SDA Setup Time from SCL Rising	tSU:DAT	0.1		-	μs
Rise Time of Both SDA and SCL Lines	tR	-		0.3	μs
Fall Time of Both SDA and SCL Lines	tF	-		0.3	μs
Setup Time for Stop Condition	tSU:STO	0.6		-	μs
Pulse Width of Spike Noise	tSP	0		50	Ns
Suppressed by Input Filter					
Capacitive load on bus	Cb			400	pF
Reset Timing					
PDN Pulse Width (Note: 17)	tPD	150			ns

Note: 15. BICK rising edge must not occur at the same time as LRCK edge.

Note: 16. Data must be held for sufficient time to bridge the 300 ns transition time of SCL.

Note: 17. The AK4705A should be reset by PDN pin = "L" upon power up.

Note: 18. I²C is a registered trademark of Philips Semiconductors.


VIH

VIL




■ Timing Diagram


SDTI







Power-down Timing



I²C Bus mode Timing



OPERATION OVERVIEW

1. System Reset and Power-down options

The AK4705A should be reset once by bringing the PDN pin = "L" upon power-up. The AK4705A has several operation modes. The PDN pin, AUTO bit, DAPD bit, MUTE bit and STBY bit control operation modes as shown in Table 1 and Table 2.

Mode	PDN pin	AUTO bit	STBY bit	MUTE bit	DAPD bit	Mode
0	L	X	X	X	х	Full Power-down
1	Н	1	X	X	X	Auto Startup mode (power-on default)
2	Н	0	1	1	X	Standby & mute
3	Н	0	1	0	X	Standby
4	Н	0	0	1	1	Mute (DAC power down)
5	Н	0	0	1	0	Mute (DAC operation)
6	Н	0	0	0	1	Normal operation (DAC power down & Analog input)
7	Н	0	0	0	0	Normal operation (DAC operation)

(x: Don't Care)

Table 1. Operation Mode Settings

	Mode		Register Control	MCLK, BICK, LRCK	Audio Bias Level	Video Output	TVFB, TVSB	VCRSB
0	Full Power-down		NOT available	Not needed	Power down	Hi-Z	Hi-Z	Pull-down (2)
1	Auto Startup mode (power-on default)	No video input	Available					
		Video input (3)			Active	Active (4)	Active	Active
2	Standby & mute				Power down	Hi-Z/ Active		
3	Standby				Active			
4	Mute (DAC power down)				Power down			
5	Mute (DAC operation)			Needed				
6	Normal operation (DAC power down & Analog input)			Not needed	Active (1)			
7	Normal operation (DAC operation)			Needed				

Notes:

- (1) TVOUTL/R are muted by VMUTE bit in the default state.
- (2) Internally pulled down by 120kohm(typ) resistor.
- (3) Video input to TVVIN or VCRVIN.
- (4) VCRC outputs 0V for termination.

Table 2. Status of each operation modes



■ Full Power-down Mode

The AK4705A should be reset once by bringing the PDN pin = "L" upon power-up.

PDN pin: Power down pin

"H": Normal operation "L": Device power down.

■ Auto Startup Mode

After the PDN pin is set to "H", the AK4705A is in the auto startup mode. In this mode, all blocks except for the video detection circuit are powered down. Once the video detection circuit detects video signal from the TVVIN pin or VCRVIN pin, the AK4705A goes to stand-by mode (Both Fast Blanking and Slow Blanking are also fixed to VCR-TV Loop-through) automatically and sends "H" pulse via the INT pin. To exit auto startup mode, set the AUTO bit to "0".

```
AUTO bit (00H D3): Auto startup bit
"1": Auto startup enable (default).
"0": Auto startup disable (Manual startup).
```

■ DAC Power-down Mode

The internal DAC block can be powered-down and switched to 1Vrms analog input mode. When DAPD bit ="1", the zero-cross detection and offset calibration does not work.

```
DAPD bit (00H D2): DAC power-down bit.

"1": DAC power-down. Analog-input mode.

#39 pin: MCLK -> (NC)

#40 pin: BICK -> DACR. Rch analog input.

#41 pin: SDTI -> (NC)

#42 pin: LRCK -> DACL. Lch analog input.

"0": DAC operation. (default)
```

■ Standby Mode

When the AUTO bit = MUTE bit = "0" and the STBY bit = "1", the AK4705A is forced into TV-VCR loop through mode. In this mode, the sources of TVOUTL/R and MONOOUT pins are fixed to VCRINL/R pins; the sources of VCROUTL/R are fixed to TVINL/R pins respectively. The gain of volume#1 is fixed to 0dB. All register values themselves are NOT changed by STBY bit = "1".

```
STBY bit (00H D0): Standby bit.

"1": Standby mode. (default)

"0": Normal operation.
```

■ Mute Mode (Bias-off Mode. 00H: D1)

When the MUTE bit = "1", the bias voltage on the audio output goes to GND level. Bringing MUTE bit to "0" changes this bias voltage smoothly from GND to VP/2 by 2sec(typ.). This removes the huge click noise related the sudden change of bias voltage at power-on. The change of MUTE bit from "1" to "0" also makes smooth transient from VP/2 to GND by 2sec(typ). This removes the huge click noise related the sudden change of bias voltage at power-off.

```
MUTE bit: Bias-off bit.

"1": Set the audio bias to GND. (default)

"0": Normal operation
```



■ Normal Operation Mode

To use the DAC or change analog switches, set the AUTO bit, DAPD bit, MUTE bit and STBY bit to "0". The DAC is in power-down mode until MCLK and LRCK are input. The AK4705A is in power-down mode until MCLK and LRCK are input. Figure 2 shows an example of the system timing at the power-down and power-up by the PDN pin.

■ Typical Operation Sequence (of auto setup mode)

Figure 2 shows an example of the system timing at auto setup mode.




Figure 2. Typical operating sequence (auto setup mode)

■ Typical Operation Sequence (of normal operation mode)

Figure 3 shows an example of the system timing at normal operation mode.




Figure 3. Typical operating sequence (except auto setup mode)





Notes:

- (1) The analog output corresponding to the digital input has a group delay, GD.
- (2) The external clocks (MCLK, BICK and LRCK) can be stopped in standby mode.
- (3) Mute the analog outputs externally if click noise(3) adversely affects the system.

2. Audio Block

■ System Clock

The external clocks required to operate the DAC section of the AK4705A are MCLK, LRCK and BICK. The master clock (MCLK) corresponds to 256fs or 384fs. MCLK frequency is automatically detected, and the internal master clock becomes 256fs. The MCLK should be synchronized with LRCK but the phase is not critical. Table 3 illustrates corresponding clock frequencies. All external clocks (MCLK, BICK and LRCK) should always be present whenever the DAC section of the AK4705A is in the normal operating mode (STBY bit = "0" and DAPD bit = "0"). If these clocks are not provided, the AK4705A may draw excess current because the device utilizes dynamically refreshed logic internally. The DAC section of the AK4705A should be reset by STBY bit = "0" after threse clocks are provided. If the external clocks are not present, place the AK4705A in power-down mode (STBY bit = "1"). After exiting reset at power-up etc., the AK4705A remains in power-down mode until MCLK and LRCK are input.

LRCK	MC	BICK	
fs	256fs	384fs	64fs
32.0kHz	8.1920MHz	12.2880MHz	2.0480MHz
44.1kHz	11.2896MHz	16.9344MHz	2.8224MHz
48.0kHz	12.2880MHz	18.4320MHz	3.0720MHz

Table 3. System clock example

■ Audio Serial Interface Format (00H: D5-D4)

Data is shifted in via the SDTI pin using BICK and LRCK inputs. The DIF0 and DIF1 bits can select four formats in serial mode as shown in Table 4. In all modes, the serial data is MSB-first, 2's compliment format and is latched on the rising edge of BICK. Mode 2 can also be used for 16 MSB justified formats by zeroing the unused two LSBs.

Mode	DIF1	DIF0	SDTI Format	BICK	Figure
0	0	0	16bit LSB Justified	≥32fs	Figure 4
1	0	1	18bit LSB Justified	≥36fs	Figure 4
2	1	0	24bit MSB Justified	≥48fs	Figure 5
3	1	1	24bit I ² S Compatible	≥48fs or	Figure 6

(default)

Table 4. Audio Data Formats




Figure 4. Mode 0/1 Timing




Figure 5. Mode 2 Timing




Figure 6. Mode 3 Timing



■ De-emphasis Filter (00H: D7-D6)

A digital de-emphasis filter is available for 32, 44.1 or 48kHz sampling rates (tc = $50/15\mu$ s) and is controlled by the DEM0 and DEM1 bits.

]	Mode	DEM0	DEM1
	44.1kHz	0	0
(default)	OFF	1	0
	48kHz	0	1
	32kHz	1	1

Table 5. De-emphasis Filter Control

■ Switch Control

The AK4705A has switch matrixes designed primarily for SCART routing. Those are controlled via the control register as shown in Table 6, Table 7 and Table 8 (refer to the block diagram).

(01H:	D1	-D0)

TV1	TV0	Source of TVOUTL/R	
0	0	DAC	
0	1	VCRIN	(default)
1	0	Mute	
1	1	(Reserved)	

Table 6. TVOUT Switch Configuration

(01H: D2-D0)

VOL	TV1	TV0	Source of MONOOUT		
0	0	0	DAC (L+R)/2	Drimaga tha	
0	0	1	DAC (L+R)/2	Bypass the volume #1	
0	1	0	DAC (L+R)/2	volume #1	
0	1	1	(Reserved)		
1	0	0	DAC $(L+R)/2$	Through the	
1	0	1	VCRIN (L+R)/2 (default)	volume #1	
1	1	0	Mute		
1	1	1	(Reserved)		

Table 7. MONOOUT Switch Configuration

(01H: D5-D4)

VCR1	VCR0	Source of VCROUTL/R	
0	0	DAC	
0	1	TVIN	(default)
1	0	Mute	
1	1	Output of volume #1	

Table 8. VCROUT Switch Configuration



■ Volume Control #0, #2 (4-Level Volume)

The AK4705A has a 4-level volume control (Volume #0, #2) as shown in Table 9 and Table 10. The volume reflects the change of register value immediately.

(03H: D4-D3)

DVOL1	DVOL0	Volume #0 Gain	Output Level (Typ)	
0	0	0dB	2Vrms (with 0dBFS input & volume #1=0dB)	(default)
0	1	-6dB	1Vrms (with 0dBFS input & volume #1=0dB.)	
1	0	+2.44dB	2.65Vrms (with 0dBFS input & volume #1=0dB.)	
1	1	+4dB	2Vrms (with -10dBFS input & volume #1=+6dB. Clips over -2.5dBFS digital input.)	

Table 9. Volume #0 (at DAPD bit = "0". DAC mode)

(03H: D4-D3)

DVOL1	DVOL0	Volume #2 Gain	Output Level (Typ)	
0	0	+6dB	2Vrms (with 1Vrms input & volume #1=0dB)	(default)
0	1	0dB	1Vrms (with 1Vrms input & volume #1=0dB.)	
1	0	(reserved)	-	
1	1	(reserved)	-	

Table 10. Volume #2 (at DAPD bit = "1". analog input mode.)



■ Volume Control #1 (Main Volume)

The AK4705A has main volume control (Volume #1) as shown in Table 11.

02	<u>:H: D5-D0)</u>							_
	L5	L4	L3	L2	L1	L0	Gain	
	1	0	0	0	1	0	+6dB	
	1	0	0	0	0	1	+4dB	
	1	0	0	0	0	0	+2dB	
	0	1	1	1	1	1	0dB	(default)
	•••	•••	•••	•••		•••	•••	
	0	0	0	0	0	1	-60dB	
	0	0	0	0	0	0	Mute	

[AK4705A]

Note: The output must not exceed 3Vrms.

Table 11. Volume #1

When the MOD bit = "1" (default), there is no pop noise by changing levels. MDT1-0 bits select the transition time (Table 12). When the new gain value 1EH(-2dB) is written to gain register while the actual (stable) gain is 1FH(0dB), the gain changes to 1EH(-2dB) within the transition time selected by MDT1-0 bits. The AK4705A compares the actual gain to the value of gain register after finishing the transition time, and re-changes the actual gain to new register value within the transition time if the register value is different from the actual gain. When the MOD bit = "0", there is no transition time and the gain changes immediately. This change may cause a click noise.




Figure 7. Volume Change Operation (MOD bit = "1")

MDT1	MDT0	Transition Time	
0	0	256/fs	
0	1	512/fs	
1	0	1024/fs	
1	1	2048/fs	(default)

Table 12. Volume Transition Time



3. Video Block

■ Video Switch Control

The AK4705A has switches for TV, VCR and RF modulator. Each switches can be controlled via registers independently. When AUTO bit = "1" or STBY bit = "1", these switch setting are ignored and set to fixed configuration (loop-through mode). Refer to the auto setup mode and standby mode.

(04H: D2-D0)

Mode	VTV2-0	Source of	Source of	Source of	Source of	
111040	bit	TVVOUT pin	TVRC pin	TVG pin	TVB pin	
Shutdown	000	(Hi-Z)	(Hi-Z)	(Hi-Z)	(Hi-Z)	
Encoder CVBS+RGB		ENCV pin.	ENCRC pin.	ENCG pin.	ENCB pin.	
or Encoder YPbPr	001	Encoder CVBS	Encoder Red,C	Encoder Green	Encoder Blue	
of Encoder 11 of 1		or Y.	or Pb.	or Y.	or Pr.	
Encoder Y/C 1	010	ENCV pin.	ENCRC pin.	(Hi-Z)	(Hi-Z)	
Elicouel 1/C 1	010	Encoder Y.	Encoder C.	(m-Z)	(m-z)	
Encoder Y/C 2	011	ENCY pin.	ENCC pin.	(11; 7)	(Hi-Z)	
Elicodel 1/C 2	011	Encoder Y.	Encoder C.	(Hi-Z)	(III-Z)	
		VCRVIN pin.	VCRRC pin.	VCRG pin.	VCRB pin.	
VCR	100	VCR CVBS	VCR Red,C	VCR Green	VCR Blue	(default)
		or Y.	or Pb.	or Y.	or Pr.	
TV CVBS	101	TVVIN pin.	(Hi-Z)	(Hi-Z)	(Hi-Z)	
TVCVDS	101	TV CVBS.	(111 2)	(111 2)	(111 2)	
(reserved)	110	=	=	=	-	
(reserved)	111	-	-	-	-	

Table 13. TV Video Output

(04H: D5-D3)

(0 4 11. D3-D3)				
Mode	VVCR2-0 bit	Source of VCRVOUT pin	Source of VCRC pin	
Shutdown	000	(Hi-Z)	(Hi-Z)	
Encoder CVBS or Y/C 1	001	ENCV pin. Encoder CVBS or Y.	ENCRC pin. Encoder C.	
Encoder CVBS or Y/C 2	010	ENCY pin. Encoder CVBS or Y.	ENCC pin. Encoder C.	
TV CVBS	011	TVVIN pin. TV CVBS.	(Hi-Z)	(default)
VCR	100	VCRVIN pin. VCR CVBS.	VCRRC pin. VCR C.	
(reserved)	101	-	-	
(reserved)	110	-	-	
(reserved)	111	-	-	

(Note: 19)

Table 14. VCR Video Output



(04H: D7-D6)

Mode	VRF1-0 bit	Source of RFV pin
Encoder CVBS1	00	ENCV pin. Encoder CVBS.
Encoder CVBS2	01	ENCG pin. Encoder CVBS. (Note: 20)
VCR	10	VCRVIN pin. VCR CVBS.
Shutdown	11	(Hi-Z)

(default)

(Note: 20)

Table 15. RF Video Output

Note: 19: When input the video signal via the ENCRC pin or VCRRC pin, set CLAMP1-0 bits respectively. Note: 20 When VTV2-0 bit ="001", TVG bit ="1" and VRF1-0 bit ="01", the RFV pin output is same as the TVG pin output (Encoder G).

■ Video Output Control (05H: D6-D0)

Each video outputs can be set to Hi-Z individually via control registers. These setting are ignored when the AUTO bit = "1". When the CIO bit = "1", the VCRC pin outputs 0V even if the VCRC bit = "0". When the CIO bit = "0", the VCRC pin follows the setting of VCRC bit. Please refer to the "Red/Chroma Bi-directional Control for VCR SCART".

TVV: TVVOUT output control
TVR: TVRCOUT output control
TVG: TVGOUT output control
TVB: TVBOUT output control
VCRV: VCRVOUT output control
VCRC: VCRC output control
TVFB: TVFB output control

0: Hi-Z (default)
1: Active.





■ Red/Chroma Bi-directional Control for VCR SCART (05H: D7, D5)

The AK4705A supports the bi-directional Red/Chroma signal on the VCR SCART.




Figure 8. Red/Chroma Bi-directional Control

CIO	VCRC	State of VCRC pin	
0	0	Hi-z	(default)
0	1	Active	
1	0	Connected to GND	
1	1	Connected to GND	

Table 16 Red/Chroma Bi-directional Control



■ RGB Video Gain Control (06H: D1-D0)

VVOL1-0 bits set the RGB video gain.

	VVOL1	VVOL0	Gain	Output level (Typ. @Input=0.7Vpp)	
	0	0	+6dB	1.4Vpp	(default)
ĺ	0	1	+7.2dB	1.6Vpp	1
	1	0	+8.2dB	1.8Vpp	
	1	1	+9.1dB	2.0Vpp	

Table 17. RGB Video Gain Control

■ Clamp and DC-restore circuit control (06H: D7-D2)

Each CVBS and Y input has the sync tip clamp circuit. The DC-restore circuit has two clamp voltages 0.7V(typ) and 2.2V(typ) to support both RGB and YPbPr signal. They correspond to 0.35V(typ) and 1.1V(typ) at the SCART connector when matched by 750hm resistors. The CLAMP1, CLAMP0 and CLAMPB bits select the input circuit for the ENCRC pin (Encoder Red/Chroma), ENCB pin (Encoder Blue), VCRRC pin (VCR Red/Chroma) and the VCRB pin (VCR Blue) respectively. VCLP1-0 bits select the sync source of DC- restore circuit.

(CLAMPB	CLAMP0	VCRRC Input Circuit	VCRB Input Circuit	note	
	0	0	DC restore clamp active	DC restore clamp active	for RGB	
	U	U	(0.7V at sync timing/output pin)	(0.7V at sync timing/output pin)	101 KGD	
	0 1		Biased	(DC restore clamp active)	for Y/C	(default)
	0	1	(2.2V at sync timing/output pin)	(0.7V at sync timing output pin)	101 1/C	(default)
	1 0		DC restore clamp active	DC restore clamp active	for Y/Pb/Pr	
	1	U	(2.2V at sync timing/output pin)	(2.2V at sync timing/output pin)	101 1/FU/F1	
	1	1	(reserved)	(reserved)		

Table 18. DC-restore Control for VCR Input

CLAMPB	CLAMP1	ENCRC Input Circuit	ENCB Input Circuit	note	
0	0	DC restore clamp active	DC restore clamp active	for RGB	(default)
U	U	(0.7V at sync timing/output pin)	(0.7V at sync timing/output pin)	IOI KUD	(default)
0	1	Biased	DC restore clamp active	for Y/C	
U	1	(2.2V at sync timing/output pin)	(0.7V at sync timing output pin)	101 1/C	
1 0		DC restore clamp active	DC restore clamp active	for Y/Pb/Pr	
1	U	(2.2V at sync timing/output pin)	(2.2V at sync timing/output pin)	101 1/FU/F1	
1	1	(reserved)	(reserved)		

Table 19. DC-restore Control for Encoder Input

CLAMP2	ENCG Input Circuit	note	
0	DC restore clamp active (0.7V at sync timing/output pin)	for RGB	(default)
1	Sync tip clamp active (0.7V at sync timing/output pin)	for Y/Pb/Pr	

Note: When the VTV2-0 bits = "001" (source for TV = Encoder CVBS /RGB), TVG bit = "1" (TVG = active) and VCLP1-0 bits = "11" (DC restore source = ENCG), the sync tip is selected even if the CLAMP2 bit = "0".

Table 20. DC-restore Control for Encoder Green/Y Input



VCLP1-0: DC restore source control

VCLP1	VCLP0	Sync Source of DC Restore	
0	0	ENCV	(default)
0	1	ENCY	1
1	0	VCRVIN	
1	1	ENCG	

Note: When the AUTO bit = "1", the source is fixed to VCRVIN.

Table 21. DC-restore Source Control



4. Blanking Control

The AK4705A supports Fast Blanking signals and Slow Blanking (Function Switching) signals for TV/VCR SCART.

■ Input/Output Control for Fast/Slow Blanking

FB1-0: TV Fast Blanking output control (07H: D1-D0)

FB1 bit	FB0 bit	TVFB pin Output Level	
0	0	0V	(default)
0	1	2V<, $4V$ (typ) at 150Ω load	
1	0	Same as VCR FB input (4V/0V)	
1	1	(Reserved)	

(Note: Minimum load is 150ohm)

Table 22. TV Fast Blanking Output

SBT1-0: TV Slow Blanking output control (07H: D3-D2)

SBT1	SBT0	TVSB pin Output Level	
0	0	<2V	(default)
0	1	5V to 7V	
1	0	(Reserved)	
1	1	10V<	

(Note: Minimum load is 10kohm)

Table 23. TV Slow Blanking Output

SBV1-0: VCR Slow Blanking output control (07H: D5-D4)

SBV1	SBV0	VCRSB pin Output Level]
0	0	<2V	(default)
0	1	5V to 7V	
1	0	(Reserved)	
1	1	10V<	

(Note: Minimum load is 10kohm)

Table 24. VCR Slow Blanking Output

SBIO1-0: TV/VCR Slow Blanking I/O control (07H: D7-D6)

SBIO1	SBIO0	VCRSB pin Direction	TVSB pin Direction	
0	0	Output (Controlled by SBV1,0)	Output (Controlled by SBT1,0)	(default)
0	1	(Reserved)	(Reserved)	
1	0	Input	Output	
1 0		(Stored in SVCR1,0)	(Controlled by SBT1,0)	
1	1	Input	Output	
1		(Stored in SVCR1,0)	(Same output as VCR SB)	

Table 25. TV/VCR Slow Blanking I/O Control



5. Monitor Options and INT function

■ Monitor Options (08H: D4-D0)

The AK4705A has several detection functions. SVCR1-0 bits, FVCR bit, VCMON bit and TVMON bit reflect the input DC level of VCR slow blanking, the input DC level of VCR fast blanking and signals input to the TVVIN or VCRVIN pins.

SVCR1-0: VCR Slow blanking status monitor

SVCR1-0 reflect the voltage at VCRSB pin only when the VCRSB pin is in the input mode.

When the VCRSB is in the output mode, SVCR1-0 hold previous value.

VCRSB pin input level	SVCR1	SVCR0
< 2V	0	0
4.5 to 7V	0	1
(Reserved)	1	0
9.5<	1	1

Table 26. VCR Slow Blanking Monitor

FVCR: VCR Fast blanking input level monitor

This bit is enabled when TVFB bit = "1".

VCRFB pin input level	FVCR
<0.4V	0
1 V<	1

Table 27. VCR Fast Blanking Monitor (Typical threshold is 0.7V)

VCMON: VCRVIN pin video input monitor (MCOMN bit = "1"),

TVVIN pin or VCRVIN pin video input monitor (MCOMN bit = "0". AK4704 compatible.)

0: No video signal detected.

1: Detects video signal.

TVMON: TVVIN pin video input monitor (active when MCOMN bit = "1")

0: No video signal detected.

1: Detects video signal.

AUTO (00H D3)	MCOMN (09H D7)	TVVIN signal	VCRVIN signal	TVMON (08H D4)	VCMON (08H D3)
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	1	0	1
0	1	1	0	1	0
0	1	1	1	1	1
1	X	0	0	0	0
1	X	0	1	0	1
1	X	1	0	0	1
1	X	1	1	0	1

(x: Don't care)

Note 1. TVVIN/VCRVIN signal: 0 = No signal applied, 1 = signal applied Table 28. TV/VCR Monitor Function



■ INT Function and Mask Options (09H: D7, D4-D1)

Changes of the 08H status can be monitored via the INT pin. The INT pin is the open drain output and goes "L" for 2μ sec(typ.) when the status of 08H is changed. This pin should be connected to VD (typ. 5V) through 10kohm resistor. MTV bit, MCOMN bit, MFVCR bit and MSVCR bit control the reflection of the status change of these monitors onto the INT pin from report to prevent to masks each monitor.




Figure 9. INT pin

MVC: VCMON Mask. Refer Table 30 MTV: TVMON Mask. Refer Table 29

MCOMN: Refer Table 28

AUTO (00H D3)	TVMON (08H D4)	MTV (09H D4)	INT
0	No Change	0	Hi-Z
0	No Change	1	Hi-Z
0	Change	0	Generates "L" Pulse
0	Change	1	Hi-Z
1	No Change	0	Hi-Z
1	No Change	1	Hi-Z

Note: 21. When the STBY bit = "0", the TV Monitor Mask function is enabled.

Note: 22. When AUTO bit = "1", TVMON does not change.

Table 29. TV Monitor Mask

AUTO (00H D3)	VCMON (08H D3)	MVC (09H D3)	INT
0	No Change	0	Hi-Z
0	No Change	1	Hi-Z
0	Change	0	Generates "L" Pulse
0	Change	1	Hi-Z
1	No Change	0	Hi-Z
1	No Change	1	Hi-Z
1	Change	0	Generates "L" Pulse
1	Change	1	Generates "L" Pulse

Note: 23. When the STBY bit = "0", the VCR Monitor Mask function is enabled.

Table 30. VCR Monitor Mask

MFVCR: FVCR Monitor mask.

0: Change of FVCR is reflected to INT pin. (default)1: Change of FVCR is NOT reflected to INT pin.

MSVCR: SVCR1-0 Monitor mask

0: Change of SVCR1-0 is reflected to INT pin. (default)1: Change of SVCR1-0 is NOT reflected to INT pin.



[AK4705A]

6. Control Interface

I²C-bus Control Mode

1. WRITE Operations

Figure 10 shows the data transfer sequence in I²C-bus mode. All commands are preceded by a START condition. A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition (Figure 16). After the START condition, a slave address is sent. This address is 7 bits long followed by the eighth bit which is a data direction bit (R/W). The most significant seven bits of the slave address are fixed as "0010001". When the AK4705A receives the slave address, the AK4705A generates the acknowledge and the operation is executed. The master must generate the acknowledge-related clock pulse and release the SDA line (HIGH) during the acknowledge clock pulse (Figure 17). "1" for R/W bit indicates that the read operation is to be executed. "0" indicates that the write operation is to be executed. The second byte consists of the address for control registers of the AK4705A. The format is MSB first, and those most significant 3-bits are fixed to zeros (Figure 12). The data after the second byte contain control data. The format is MSB first, 8bits (Figure 13). The AK4705A generates an acknowledge after each byte is received. A data transfer is always terminated by STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL is HIGH defines STOP condition (Figure 16).

The AK4705A can execute multiple one byte write operations in a sequence. After receipt of the third byte, the AK4705A generates an acknowledge, and awaits the next data again. The master can transmit more than one byte instead of terminating the write cycle after the first data byte is transferred. After the receipt of each data, the internal address counter is incremented by one, and the next data is taken into next address automatically. If the address exceeds 09H prior to generating the stop condition, the address counter will "roll over" to 00H and the previous data will be overwritten. The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW (Figure 18) except for the START and the STOP condition.




Figure 13. Byte Structure After The Second Byte





2. READ Operations

Set R/W bit = "1" for READ operations. After transmission of data, the master can read the next address's data by generating an acknowledge instead of terminating the write cycle after receiving the first data word. After the receipt of each data, the internal address counter is incremented by one, and the next data is taken into next address automatically. If the address exceeds 09H prior to generating the stop condition, the address counter will "roll over" to 00H and the previous data will be overwritten.

The AK4705A supports two basic read operations: CURRENT ADDRESS READ and RANDOM READ.

2-1. CURRENT ADDRESS READ

The AK4705A contains an internal address counter that maintains the address of the last word accessed, incremented by one. Therefore, if the last access (either a read or write) was to address "n", the next CURRENT READ operation would access data from the address "n+1". After receipt of the slave address with R/W bit set to "1", the AK4705A generates an acknowledge, transmits 1byte data which address is set by the internal address counter and increments the internal address counter by 1. If the master does not generate an acknowledge to the data but generate the stop condition, the AK4705A discontinues transmission




Figure 14. CURRENT ADDRESS READ

2-2. RANDOM READ

Random read operation allows the master to access any memory location at random. Prior to issuing the slave address with the R/W bit set to "1", the master must first perform a "dummy" write operation. The master issues a start condition, slave address(R/W="0") and then the register address to read. After the register's address is acknowledge, the master immediately reissues the start condition and the slave address with the R/W bit set to "1". Then the AK4705A generates an acknowledge, 1-byte data and increments the internal address counter by 1. If the master does not generate an acknowledge to the data but generate the stop condition, the AK4705A discontinues transmission.




Figure 15. RANDOM ADDRESS READ






Figure 16. START and STOP Conditions




Figure 17. Acknowledge on the I²C-bus




Figure 18. Bit Transfer on the I²C-bus



■ Register Map

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Control	DEM1	DEM0	DIF1	DIF0	AUTO	DAPD	MUTE	STBY
01H	Switch	VMUTE	1	VCR1	VCR0	MONO	VOL	TV1	TV0
02H	Main volume	0	0	L5	L4	L3	L2	L1	L0
03H	Zerocross	0	VMONO	1	DVOL1	DVOL0	MOD	MDT1	MDT0
04H	Video switch	VRF1	VRF0	VVCR2	VVCR1	VVCR0	VTV2	VTV1	VTV0
05H	Video output enable	CIO	TVFB	VCRC	VCRV	TVB	TVG	TVR	TVV
06H	Video volume/clamp	CLAMPB	VCLP1	VCLP0	CLAMP2	CLAMP1	CLAMP0	VVOL1	VVOL0
07H	S/F Blanking control	SBIO1	SBIO0	SBV1	SBV0	SBT1	SBT0	FB1	FB0
08H	S/F Blanking monitor	0	0	0	TVMON	VCMON	FVCR	SVCR1	SVCR0
09H	Monitor mask	MCOMN	0	0	MTV	MVC	MFVCR	MSVCR	0

Note: 24. When the PDN pin goes "L", the registers are initialized to their default values. Note: 25. While the PDN pin ="H", all registers can be accessed. Note: 26. Do not write any data to the register over 09H.



■ Register Definitions

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Control	DEM1	DEM0	DIF1	DIF0	AUTO	DAPD	MUTE	STBY
	R/W				R/V	W			
	default	0	1	1	1	1	0	1	1

STBY: Standby control

0: Normal Operation

1: Standby Mode (default).

DAC : powered down and timings are reset.

Gain of Volume#1 : fixed to 0dB
Source of TVOUT : fixed to VCRIN
Source of WONOOUT : fixed to VCRIN

Source of TVVOUT : fixed to VCRVIN(or Hi-Z)
Source of TVRC : fixed to VCRRC(or Hi-Z)
Source of TVG : fixed to VCRG(or Hi-Z)
Source of TVB : fixed to VCRB(or Hi-Z)
Source of TVFB : fixed to VCRFB (or Hi-Z)

Source of TVSB : fixed to VCRSB

Source of VCRVOUT : fixed to TVVIN(or Hi-Z)

Source of VCRC : fixed to Hi-Z or VSS(controlled by CIO bit)

MUTE: Audio output control

0: Normal operation

1: ALL Audio outputs to GND (default)

DAPD: DAC power down control

0: Normal operation (default).

1: DAC power down.

When DAPD bit = "1", the soft transition for volume does not work.

AUTO: Auto startup bit

0: Auto startup disable (Manual startup).

1: Auto startup enable (default).

Note: When the SBIO1bit = "1" (default= "0"), the change of AUTO bit may cause a "L" pulse on INT pin.

DIF1-0: Audio data interface format control

00: 16bit LSB Justified01: 18bit LSB Justified10: 24bit MSB Justified

11: 24bit I²S Compatible (default)

DEM1-0: De-emphasis Response Control

00: 44.1kHz 01: off (default) 10: 48kHz 11: 32kHz

[AK4705A]



Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
01H	Switch	VMUTE	1	VCR1	VCR0	MONO	VOL	TV1	TV0
	R/W				R	/W			
	default	1	1	0	1	0	1	0	1

TV1-0: TVOUTL/R pins source switch

00: DAC

01: VCRINL/R pins (default)

10: MUTE11: (Reserved)

VOL: MONOOUT pin source switch

0: Bypass the volume (fixed to DAC out)

1: Through the volume (default)

MONO: Mono select for TVOUTL/R pins

0: Stereo. (default)
1: Mono. (L+R)/2

VCR1-0: VCROUTL/R pins source switch

00: DAC

01: TVINL/R pins (default)

10: MUTE

11: Volume #1 output

VMUTE: Mute switch for volume #1

0: Normal operation

1: Mute the volume #1 (default)

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
02H	Main volume	0	0	L5	L4	L3	L2	L1	L0
	R/W				R/	W			
	default	0	0	0	1	1	1	1	1

L5-0: Volume #1 control

Those registers control both Lch and Rch of Volume #1.

111111 to

100011: (Reserved)

100010: Volume gain = +6dB 100001: Volume gain = +4dB 100000: Volume gain = +2dB

011111: Volume gain = +0dB (default)

011110: Volume gain = -2dB

•••

000011: Volume gain = -56dB 000010: Volume gain = -58dB 000001: Volume gain = -60dB 000000: Volume gain = Mute



Addr	Register Name	D7	:	D6	D5	:	D4	D3	D2	D1	:	D0
03H	Zerocross	0		VMONO	1	:	DVOL1	DVOL0	MOD	MDT1	:	MDT0
	R/W						R/V	W				
	default	0		0	1		0	0	1	1		1

MDT1-0: The time length control of volume transition time

00: typ. 256/fs 01: 512/fs 10: 1024/fs

11: 2048/fs (default)

MOD: Soft transition enable for volume #1 control

0: Disable

The volume value changes immediately without soft transition.

1: Enable (default)

The volume value changes with soft transition.

This function is disabled when STBY bit or DAPD bit = "1".

DVOL1-0: Volume #0/Volume #2 control.

Refer to Table 9 and Table 10

VMONO: Mono select for VCROUTL/R pins

0: Stereo. (default)
1: Mono. (L+R)/2



Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
04H	Video switch	VRF1	VRF0	VVCR2	VVCR1	VVCR0	VTV2	VTV1	VTV0
	R/W				R/	W			
	default	1	0	0	1	1	1	0	0

VTV2-0: Selector for TV video output

Refer to Table 13.

VVCR2-0: Selector for VCR video output

Refer to Table 14

VRF1-0: Selector for RFV pin output.

Refer to Table 15.

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
05H	Output enable	CIO	TVFB	VCRC	VCRV	TVB	TVG	TVR	TVV
	R/W				R/V	W			
	default	0	0	0	0	0	0	0	0

TVV: TVVOUT output control
TVR: TVRCOUT output control
TVG: TVGOUT output control
TVB: TVBOUT output control
VCRV: VCRVOUT output control
VCRC: VCRC output control (Table 16)

TVFB: TVFB output control

0: Hi-Z (default)

1: Active.

When the CIO pin = "1", the VCRC pin is connected to GND even if VCRC= "0". When the CIO pin = "0", the VCRC pin follows the setting of VCRC bit.

CIO: VCRC pin I/O control

Refer to Table 16.



Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
06H	Video volume	CLAMPB	VCLP1	VCLP0	CLAMP2	CLAMP1	CLAMP0	VVOL1	VVOL0
	R/W				R/V	W			
	default	0	0	0	0	0	1	0	0

VVOL1-0: RGB video gain control

00: +6dB (default)

01: +7.2dB 10: +8.2dB 11: +9.1dB

CLAMPB, CLAMP2-0: Clamp control.

Refer to Table 18, Table 19 and Table 20.

VCLP1-0: DC restore source control

00: ENCV pin (default)

01: ENCY pin

10: VCRVIN pin

11: (Reserved)

When the AUTO bit = "1", the source is fixed to VCRVIN pin.

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
07H	S/F Blanking	SBIO1	SBIO0	SBV1	SBV0	SBT1	SBT0	FB1	FB0
R/W R/W									
	default	0	0	0	0	0	0	0	0

FB1-0: TV Fast Blanking output control (for TVFB pin)

00: 0V (default)

01: 4V

10: follow VCR FB input (4V/0V)

11: (Reserved)

SBT1-0: TV Slow Blanking output control (for TVSB pin. Minimum load is 10kohm.)

00: <2V (default)

01: 5V to 7V

10: (Reserved)

11: 10V<

SBV1-0: VCR Slow Blanking output control (for VCRSB pin. Minimum load is 10kohm)

00: <2V (default)

01: 5V to 7V

10: (Reserved)

11: 10V<

SBIO1-0: TV/VCR Slow Blanking I/O control (Table 25)



Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
08H	Monitor	0	0	0	TVMON	VCMON	FVCR	SVCR1	SVCR0
	R/W				R	EAD			
	default	0	0	0	0	0	0	0	0

SVCR1-0: VCR Slow blanking status monitor

SVCR1-0 reflect the voltage at VCRSB pin only when the VCRSB is in the input mode. When the VCRSB is in the output mode, SVCR1-0 hold previous value.

VCRSB pin input level	SVCR1	SVCR0
< 2V	0	0
4.5 to 7V	0	1
(Reserved)	1	0
9.5<	1	1

Table 31. VCR Slow Blanking monitor

FVCR: VCR Fast blanking input level monitor

This bit is enabled when TVFB bit = "1".

VCRFB pin input level	FVCR
<0.4V	0
1 V<	1

Table 32. VCR Fast Blanking monitor (Typical threshold is 0.7V)

VCMON:

TVMON:

Refer to Table 28.

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
09H	Monitor mask	MCOMN	0	0	MTV	MVC	MFVCR	MSVCR	0
R/W		R/W							
default		0	0	0	0	1	0	0	0

MSVCR: SVCR1-0 Monitor mask.

0: The INT pin reflects the change of SVCR1-0 bits. (default)

1: The INT pin does not reflect the change of SVCR1-0 bit.

MFVCR: FVCR Monitor mask.

0: The INT pin reflects the change of MFVCR bit. (default)

1: The INT pin does not reflect the change of MFVCR bit.

MVC:

MTV:

Refer to Table 29, Table 30.

MCOMN:.

Refer to Table 28.



SYSTEM DESIGN




Figure 19. Typical Connection Diagram



■ Grounding and Power Supply Decoupling

VD, VP, VVD1, VVD2, VSS and VVSS should be supplied from analog supply unit with low impedance and be separated from system digital supply. An electrolytic capacitor $10\mu F$ parallel with a $0.1\mu F$ ceramic capacitor should be attached to these pins to eliminate the effects of high frequency noise. The $0.1\mu F$ ceramic capacitors should be placed as near to VD (VP, VVD1, VVD2) as possible.

■ Voltage Reference

DVCOM and PVCOM are signal common of this chip. An electrolytic capacitor $10\mu F$ parallel with a $0.1\mu F$ ceramic capacitor should be attached to these VCOM pins to eliminate the effects of high frequency noise. No load current may be taken from these VCOM pins. All signals, especially clocks, should be kept away from these VCOM pins in order to avoid unwanted coupling into the AK4705A.

■ Analog Audio Outputs

The analog outputs are also single-ended and centered on 5.6V(typ.). The output signal range is typically 2Vrms (typ@VD=5V). The internal switched-capacitor filter and continuous-time filter attenuate the noise generated by the delta-sigma modulator beyond the audio pass band. Therefore, any external filters are not required for typical application. The output voltage is a positive full scale for 7FFFFFH (@24bit) and a negative full scale for 800000H (@24bit). The ideal output is 5.6V(typ.) for 000000H (@24bit). The DC voltage offset on analog outputs are eliminated by AC coupling.

■ REFI Pin

The REFI pin is video current reference pin. This pin should be connected to VVD1 through a $10k\Omega\pm1\%$ resistor externally as shown in Figure 20. No load current may be drawn from this pin. All signals, especially clocks, should be kept away from this pin in order to avoid unwanted coupling.





Figure 20. REFI Pin




■ External Circuit Example

Analog Audio Input pin




Analog Audio Output pin




Total > 4.5kohm

Analog Video Input pin




ENCV, ENCY, VCRVIN, TVVIN, ENCRC, ENCC, VCRRC, ENCG, VCRG, ENCB, VCRB


Analog Video Output pin
















Fast Blanking Output pin





PACKAGE

48pin LQFP(Unit:mm)




■ Package & Lead frame material

Package molding compound: Epoxy Lead frame material: Cu

Lead frame surface treatment: Solder (Pb free) plate

MARKING



XXXXXXXX: Date code identifier



IMPORTANT NOTICE

- These products and their specifications are subject to change without notice.
 When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei EMD Corporation (AKEMD) or authorized distributors as to current status of the products.
- AKEMD assumes no liability for infringement of any patent, intellectual property, or other rights in the application or
 use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official
 approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange,
 or strategic materials.
- AKEMD products are neither intended nor authorized for use as critical components_{Note1)} in any safety, life support, or other hazard related device or system_{Note2)}, and AKEMD assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKEMD. As used here:
 - Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
 - Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
- It is the responsibility of the buyer or distributor of AKEMD products, who distributes, disposes of, or otherwise
 places the product with a third party, to notify such third party in advance of the above content and conditions, and the
 buyer or distributor agrees to assume any and all responsibility and liability for and hold AKEMD harmless from any
 and all claims arising from the use of said product in the absence of such notification.