AN44069A

37V/1.5A Stepping Motor Driver

FEATURES

- 4-phase input control (W1-2 phase excitation enabled)
- Built-in CR chopping (with frequency selected)
- Built-in thermal protection and low voltage detection circuit
- Built-in 5 V power supply
- 28 pin Plastic Small Outline Package With Heat Sink (SOP Type)

APPLICATIONS

• LSI for stepping motor drives

DESCRIPTION

AN44069A is a two channels H-bridge driver LSI. Bipolar stepping motor can be controlled by a single driver LSI.

2-phase, half-step, 1-2 (type2) phase, W1-2 phase can be selected.

SIMPLIFIED APPLICATION



excitation mode : W1-2 phase drive

Notes)

This application circuit is an example. The operation of mass production set is not guaranteed. You should perform enough evaluation and verification on the design of mass production set. You are fully responsible for the incorporation of the above application circuit and information in the design of your equipment.



ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit | Note |
|---|--|--------------|------|------|
| Supply voltage 1 (Pin 8, 22) | V _M | 37 | V | *1 |
| Supply voltage 2 (Pin 25) | V _{cc} | –0.3 to +6 | V | *1 |
| Power dissipation | P _D | 0.717 | W | *2 |
| Operating ambient temperature | T _{opr} | -20 to +70 | °C | *3 |
| Operating junction temperature | T _j | –20 to + 150 | °C | *3 |
| Storage temperature | T _{stg} | –55 to +150 | °C | *3 |
| Output pin voltage (Pin 12, 14, 15, 17) | V _{OUT} | 37 | V | *4 |
| Motor drive current (Pin 12, 14, 15, 17) | Ι _{ουτ} | ±1.5 | A | *4 |
| Flywheel diode current (Pin 12, 14, 15, 17) | l _f | 1.5 | A | *4 |
| | V_{PHA1}, V_{PHB1} | -0.3 to 6 | V | — |
| | V _{IN0~IN3} | -0.3 to 6 | V | — |
| | V _{ENABLEA} ,V _{ENABLEB} | -0.3 to 6 | V | — |
| | V_{RCSA}, V_{RCSB} | 2.5 | V | _ |
| Innut Valtage Denge | V _{BC1} | VM+0.3 | V | *5 |
| Input Voltage Range | V _{BC2} | (VM-1) to 43 | V | *5 |
| | V _{VPUMP} | (VM-1) to 43 | V | *5 |
| | V _{VREFA} , V _{VREFB} | -0.3 to 6 | V | |
| | V _{PWMSW} | -0.3 to 6 | V | |
| | I _{S5VOUT} | -7 to 0 | mA | *5 |
| ESD | HBM (Human Body Model) | ±1 | kV | |
| 200 | CDM (Charge Device Model) | ±1 | kV | |

Notes). This product may sustain permanent damage if subjected to conditions higher than the above stated absolute maximum rating. This rating is the maximum rating and device operating at this range is not guaranteeable as it is higher than our stated recommended operating range.

When subjected under the absolute maximum rating for a long time, the reliability of the product may be affected.

- *1 : The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.
- *2 : The power dissipation shown is the value at T_a = 70°C for the independent (unmounted) LSI package without a heat sink. When using this LSI, refer to the P_D-T_a diagram of the package standard and design the heat radiation with sufficient margin so that the allowable value might not be exceeded based on the conditions of power supply voltage, load, and ambient temperature.
- *3 : Except for the power dissipation, operating ambient temperature, and storage temperature, all ratings are for $T_a = 25^{\circ}C$.
- *4 : Do not apply current or voltage from outside to any pin not listed above.
 - In the circuit current (+) means the current flowing into LSI and (-) means the current flowing out of LSI.
- *5 : External voltage must not be applied to these pins. Design so that the voltage does not exceed ratings even transiently.

POWER DISSIPATION RATING

| Condition | θ_{A} | PD (Ta=25 °C) | PD (Ta=70 °C) |
|-----------------|--------------|---------------|---------------|
| Mount on PWB *1 | 48.8°C/W | 2561mW | 1639mW |
| Without PWB | 111.6°C/W | 1120mW | 717mW |

Note). For the actual usage, please refer to the PD-Ta characteristics diagram in the package specification, supply voltage, load and ambient temperature conditions to ensure that there is enough margin follow the power and the thermal design does not exceed the allowable value.

*1: 2Layer:75×75×1.6 (mm)



CAUTION

Although this has limited built-in ESD protection circuit, but permanent damage may occur on it. Therefore, proper ESD precautions are recommended to avoid electrostatic damage to the MOS gates

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Note |
|--------------------------------|--|------|------|-----------------|------|------|
| | VM1,VM2 | 16 | 24 | 34 | V | *1 |
| Supply voltage range | V _{cc} | 4.5 | 5 | 5.5 | V | *1 |
| | V_{PHA1}, V_{PHB1} | 0 | - | V _{cc} | V | |
| | V _{IN0~IN3} | 0 | - | V _{cc} | V | _ |
| Input Voltage Range | $V_{\text{ENABLEA}}, V_{\text{ENABLEB}}$ | 0 | - | V _{cc} | V | _ |
| | V_{VREFA}, V_{VREFB} | 0 | - | 5 | V | — |
| | V _{PWMSW} | 0 | - | V _{cc} | V | — |
| | C _{BC} | - | 0.01 | - | μF | — |
| External Constants | C _{VPUMP} | - | 0.01 | - | μF | — |
| | C _{S5VOUT} | - | 0.1 | - | μF | — |
| Operating ambient temperature | Ta ^{opr} | -20 | - | 70 | °C | _ |
| Operating junction temperature | Tj ^{opr} | - | - | 120 | °C | _ |

Note) *1 : The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.



AN44069A

ELECRTRICAL CHARACTERISTICS

VM=24V, V_{CC} = 5.0 V T_a = 25°C±2° C unless otherwise specified.

*1 : Typical Value checked by design.

| Parameter | Symbol | Condition | Limits | | | Unit | Note | |
|---|--|---|--------------------------|--------------------------|-----------------|------|------|--|
| Faranieter | Symbol | Symbol Condition | | Тур | Max | Unit | NOLE | |
| ower Block | | 1 | | | | | 1 | |
| High-level output saturation voltage | V _{OH} | I = -0.8 A | V _M - 0.75 | V _M - 0.50 | — | V | _ | |
| Low-level output saturation voltage | V _{OL} | I = 0.8 A | _ | 0.75 | 1.14 | V | _ | |
| Flywheel diode forward voltage | V _{DI} | I = 0.8 A | 0.5 | 1.0 | 1.5 | V | — | |
| Output leakage current 1 | I _{LEAK1} | $V_{M} = 37 \text{ V}, \text{ V}_{RCS} = 0 \text{ V}$ | _ | 10 | 20 | μA | _ | |
| Supply current | I _M | ENABLEA = ENABLEB = 5 V | _ | 4 | 6 | mA | _ | |
| Output slew rate 1 | VTr | Rising edge | | 270 | | V/μs | *1 | |
| Output slew rate 2 | VT _f | Falling edge | _ | 330 | _ | V/µs | *1 | |
| Dead time | T _D | — | _ | 2.8 | _ | μs | *1 | |
| /O Block | | | | | | | | |
| Supply current (with two circuits turned OFF) | I _{cc} | ENABLEA = ENABLEB = 5 V | _ | 1.4 | 2.2 | mA | _ | |
| High-level IN input voltage | V _{INH} | — | 2.2 | _ | V _{cc} | V | _ | |
| Low-level IN input voltage | V _{INL} | — | 0 | _ | 0.6 | V | — | |
| High-level IN input current | I _{INH} | IN0 = IN1 = IN2 = IN3 = 5 V | -10 | _ | 10 | μA | _ | |
| Low-level IN input current | I _{INL} | IN0 = IN1 = IN2 = IN3 = 0 V | -15 | _ | 15 | μA | _ | |
| High-level PHA1, PHB1 input voltage | V _{phah} V _{phbh} | _ | | _ | V _{cc} | V | _ | |
| Low-level PHA1, PHB1 input voltage | V _{phal} V _{phbl} | _ | 0 | _ | 0.6 | V | _ | |
| High-level PHA1, PHB1 input current | I _{PHAH} I _{PHBH} | PHA1 = PHB1 = 3.3 V | 16.5 | 33 | 66 | μA | | |
| Low-level PHA1, PHB1 input current | I _{PHAL} I _{PHBL} | PHA1 = PHB1 = 0 V | -15 | _ | 15 | μA | | |
| High-level ENABLEA, ENABLEB input voltage | V _{enableah} V _{enablebh} | _ | 2.2 | _ | V _{cc} | V | _ | |
| Low-level ENABLEA, ENABLEB input voltage | V _{ENABLEAL} V _{ENABLEBL} | _ | 0 | | 0.6 | V | | |
| High-level ENABLEA, ENABLEB input current | I _{enableah} I _{enablebh} | ENABLEA = ENABLEB = | | _ | 10 | μA | | |
| Low-level ENABLEA, ENABLEB input current | I _{enableal} I _{enablebl} | ENABLEA = ENABLEB = 0 V | -15 | _ | 15 | μA | _ | |
| High-level PWMSW input voltage | V _{PWMSWH} | _ | 2.2 | _ | V _{cc} | V | | |
| Low-level PWMSW input voltage | V _{PWMSWL} | _ | 0 | _ | 0.6 | V | _ | |

ELECRTRICAL CHARACTERISTICS (continued)

VM=24V, V_{CC} = 5.0 V T_a = 25^{\circ}C\pm2^{\circ}C unless otherwise noted.

| Denemeter | Cumhal | Condition | | Limits | | L lus it | Nata |
|--|--|--|------|--------|------|----------|----------|
| Parameter Symbol | | Condition | Min | Тур | Max | Unit | Note |
| I/O Block (Continued) | | | | | | | |
| High-level PWMSW input current | I _{PWMSWH} | PWMSW = 3.3 V | 16.5 | 33 | 66 | μA | — |
| Low-level PWMSW input current | I _{PWMSWL} | PWMSW = 0 V | -15 | _ | 15 | μA | _ |
| High-level PHA1, PHB1, PWMSW input current 2 | I _{phah2} I _{phbh2} I _{pwmswh2} | І _{РНВН2} — | | 68 | | μA | *1 *2 |
| Torque Control Block | | | | | | | |
| Input bias current | I _{REFA} I _{REFB} | V _{REFA} = 5 V V _{REFB} = 5 V | 83.3 | 100 | 125 | μA | _ |
| PWM frequency 1 | f _{PWM1} | PWMSW = 0 V | 34 | 52 | 70 | kHz | — |
| PWM frequency 2 | f _{PWM2} | PWMSW = 5 V | 17 | 26 | 35 | kHz | — |
| Pulse blanking time | Τ _B | V _{REFA} = V _{REFB} = 0 V | 0.38 | 0.75 | 1.12 | μs | _ |
| Comp threshold H (100%) | VT _H | IN0 = IN1 = 0.6 V IN2 = IN3 = 0.6 V | 475 | 500 | 525 | mV | _ |
| Comp threshold C (67%) | VTc | IN0 = 2.2 V, IN1 = 0.6 V IN2 = 2.2 V, IN3 = 0.6 V | 308 | 333 | 359 | mV | |
| Comp threshold L (33%) | VTL | IN0 = 0.6 V, IN1 = 2.2 V IN2 = 0.6 V, IN3 = 2.2 V | 151 | 167 | 184 | mV | _ |
| Reference Voltage Block | | | | | | | |
| Reference voltage | V _{S5VOUT} | I _{S5VOUT} = -2.5 mA | 4.5 | 5.0 | 5.5 | V | — |
| Output impedance | Z _{S5VOUT} | Impedance of I _{S5VOUT} = -2.5 mA, -5 mA | | 18 | 27 | Ω | _ |

*1 :Typical Value checked by design.*2 : For the input current characteristic of PHA1, PHB1, and PWMSW.

ELECRTRICAL CHARACTERISTICS (continued)

VM=24V, V_{CC} = 5.0 V T_a = 25°C±2°C unless otherwise noted.

| Parameter | Symbol Condition | | Limits | | | Unit | Note |
|--|-------------------|---|--------|-----|-----|------|------|
| Faranieter | | | Min | Тур | Max | Unit | Note |
| Thermal Protection | | | | | | | |
| Thermal protection operating temperature | TSD _{on} | _ | _ | 150 | _ | °C | *1 |
| Thermal protection hysteresis width | ∆TSD | | _ | 40 | _ | °C | *1 |

*1 : Typical Value checked by design.

AN44069A



PIN FUNCTIONS

| Pin No. | Pin name | Туре | Description | | | |
|---------|----------|----------------|--|--|--|--|
| 1 | PHA1 | Input | Phase A phase selection input | | | |
| 2 | PHB1 | Input | Phase B phase selection input | | | |
| 3 | IN0 | Input | hase A output torque control 1 | | | |
| 4 | IN1 | Input | Phase A output torque control 2 | | | |
| 5 | IN2 | Input | Phase B output torque control 1 | | | |
| 6 | IN3 | Input | Phase B output torque control 2 | | | |
| 7 | ENABLEA | Input | Phase A Enable/Disable CTL | | | |
| 8 | VM1 | Power supply | Motor power supply 1 | | | |
| 9 | ENABLEB | Input | Phase B Enable/Disable CTL | | | |
| 10 | TJMON | Output | VBE monitor use | | | |
| 11, 18 | N.C. | _ | — | | | |
| 12 | BOUT2 | Output | Phase B motor drive output 2 | | | |
| 13 | RCSB | Input / Output | Phase B current detection | | | |
| 14 | BOUT1 | Output | Phase B motor drive output 1 | | | |
| 15 | AOUT2 | Output | Phase A motor drive output 2 | | | |
| 16 | RCSA | Input / Output | Phase A current detection | | | |
| 17 | AOUT1 | Output | Phase A motor drive output 1 | | | |
| 19 | BC1 | Output | Charge Pump capacitor connection 1 | | | |
| 20 | BC2 | Output | Charge Pump capacitor connection 2 | | | |
| 21 | VPUMP | Output | Charge Pump circuit output | | | |
| 22 | VM2 | Power supply | Motor power supply 2 | | | |
| 23 | VREFA | Input | Phase A torque reference voltage input | | | |
| 24 | VREFB | Input | Phase B torque reference voltage input | | | |
| 25 | VCC | Power supply | Signal power supply | | | |
| 26 | GND | Ground | Signal ground | | | |
| 27 | S5VOUT | Output | Internal reference voltage (5V output) | | | |
| 28 | PWMSW | Input | PWM frequency selection input | | | |
| FIN | FIN | | Die pad ground (N.C.) | | | |

Note) Concerning detail about pin description, please refer to OPERATION and APPLICATION INFORMATION section.

AN44069A

FUNCTIONAL BLOCK DIAGRAM



Note) This block diagram is for explaining functions. The part of the block diagram may be omitted, or it may be simplified.

OPERATION

1. Control mode

1) Truth table

| ENABLEA/ENABLEB | PHA1/PHB1 | AOUT1/BOUT1 | AOUT2/BOUT2 | | | |
|-----------------|-----------|---|-------------|--|--|--|
| "L" | "H" | "H" | "L" | | | |
| "L" | "L" | "L" | "H" | | | |
| "H" | — | OFF | OFF | | | |
| | | | | | | |
| IN0/IN2 | IN1/IN3 | Output current | | | | |
| "L" | "L" | (VREF / 10) \times (1 / Rs) = I _{OUT} | | | | |
| "H" | "L" | (VREF / 10) × (1 / Rs) × (2 / 3) = I ₀ | | | | |
| "L" | "H" | (VREF / 10) × (1 / Rs) × (1 / 3) = I _{OUT} | | | | |
| "H" | "H" | 0 | | | | |

Note 1)Rs : Current detection resistance

Note 2) ENABLEA = ENABLEB = "H" or IN0 = IN1 = "H" / IN2 = IN3 = "H", all outputs transistors turn off at the same time.

AN44069A

OPERATION (continued)

1.Control mode (continued)

 Drive of full step (4steps sequence) (IN0 to IN3 = const.)



OPERATION (continued)

1.Control mode (continued)

3) Drive of half step (8steps sequence)





OPERATION (continued)

1.Control mode (continued)

4) 1-2 phase excitation (8steps sequence)



OPERATION (continued)

1.Control mode (continued)

5) W1-2 phase excitation (16steps sequence)



APPLICATIONS INFORMATION

1. Notes

1) Pulse blanking time

In order to prevent mistakes in current detection caused by noises, this LSI is provided with pulse blanking time of $0.75 \ \mu s$ (Typ. value). In the result, the motor current will not be less than the current determined by pulse blanking time. Therefore, pay attention to controlling minute current. The Figure 1 shows the relation between the pulse blanking time and minimum current. Increase and decrease in motor current is determined by L value, winding resistance, induced voltage, and PWM ON duty in the motor.



Figure 1. RCS current waveform

2) VREF voltage

In case of setting VREF voltage to low level, noises might cause malfunctions due to that Comp threshold (gets low. Under the condition of set VREF voltage, use the LSI after checking that malfunctions do not occur.

3) Notes on interface

For Pin 1 to7, Pin 9, Pin 23, 24, and 28, absolute maximum ratings are -0.3 to 6 V.

When current is set to high level for a motor and lead line of GND is long, the electric potential of GND of the LSI will be raised. Therefore, take notice that interface pin might get negative to the potential of reference of GND of the LSI though applying 0 V to interface pin. Even in this case, pay attention to not exceeding allowable voltage range.

APPLICATIONS INFORMATION (continued)

1. Notes (continued)

4) PWMSW(Pin 28), PHA1(Pin 1), PHB1(Pin 2)

The current flowing into PWMSW, PHA1, and PHB1 changes from that determined by pull-down resistance owing to that parasitic elements in the LSI make the current flow when applying voltage of about 0.7 V or more to PWMSW, PHA1, and PHB1 under the condition of shutdown of VCC. The current flowing into PHA1/PHB1/PWMSW is set to 341.4 μ A(input impedance : about 9.1 k Ω) at 3.3 V. There is no problem that the voltage up to rating is applied to above-mentioned pins.Nonetheless, it is recommended that the voltage of 0.7 V

or less is applied to above-mentioned pins at shutdown of VCC. In addition, in case of the voltage of the above-mentioned pins > VCC(Pin 25) – 0.2 V at power-on of VCC, the parasitic elements in the LSI also make the current flow and the current flowing into the above-mentioned pins will change (Refer to Figure 2). There is no problem that the voltage up to rating is applied to above-mentioned pins.

Nonetheless, it is recommended to set the voltage applied to the above-mentioned pins to 4.3 V or less.



Figure 2. Input impedance of PHA1/PHB1/PWMSW at power-on of VCC

5) In case of measuring the chip temperature of the LSI, measure the voltage of TJMON(Pin 10) and presume the chip temperature from the following data. Use the following data as reference data. Before applying the LSI to a product, conduct a sufficient reliability test of the LSI along with the evaluation of the product with the LSI incorporated



APPLICATIONS INFORMATION(continued)

1. Notes (continued)

- 6) Power supply sequence
 - If two type of power supply are used;

Rise : It is recommended to comply with the sequence of [VCC power supply rise] \rightarrow [VM power supply rise] Fall : Although there is no particular specification, confirm that VM falls for about 1 s.

If it is difficult to perform the recommended sequence above, design based on the below sequence.

For slew rate of rise, design with [VM : 0.1 V/ µs or less, VCC : 0.1 V/µs or less].



If one type of power supply is used; Slew rate of rise : Design with [VM : 0.1 V/µs or less]

7) Notes of RCS line

Take the figure and points below into consideration and design PCB pattern.

(1) Point 1

Make the wiring to current detection pins (RCSA/RCSB) thick and short ,and design so as to lower impedance. Or else current might not be detected properly due to wiring impedance and the current might not be applied to a motor sufficiently.

(2) Point 2

Make the wiring from current detection resistor shown at Point 2 in the figure below to connector GND thick and short, and design so as to lower impedance. As Point 1, sufficient current might not be applied due to wiring impedance.

Set the wirings on the side of GND of RCSA and RCSB independently because peak detection might not be detected properly if there is a common impedance on the side of GND of RCSA and RCSB.

(3) Point 3

Connect GND of the LSI to a connector on the PBC independently. Set the wiring where current detection resistor with high current line is removed (Point 2) apart from the GND wiring of the LSI and make them shorted at a point as shown in the below figure. That can minimize the flactuation of GND of the LSI.



APPLICATIONS INFORMATION (continued)

1. Notes (continued)

8) A high current flows into the LSI. Therefore, the common impedance of the PCB pattern cannot be ignored. Take the following points into consideration and design the PCB pattern of the motor.

17

A high current flows into the line between the VM1(Pin 8) and VM2(Pin 22). Therefore, noise is generated with ease when switching at the inductance (L) of the line, which may result in the malfunctioning or destruction of the LSI (Figure 3).

As shown in Figure 4, the escape way of the noise is secured by connecting the capacitor to the connector from VM pin of the LSI. This makes it possible to suppress the direct VM pin voltage of the LSI. Make the settings based on Figure 4 as much as possible.



Figure 3. Non-recommended pattern



Figure 4. Recommended pattern



AN44069A

PACKAGE INFORMATION (Reference Data)

Package Code:HSOP042-P-0400D

unit:mm



| Body Material | : | Epoxy Resin |
|--------------------|---|--------------|
| Lead Material | : | Cu Alloy |
| Lead Finish Method | : | SnBi Plating |

IMPORTANT NOTICE

1.The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.

2.When using the LSI for new models, verify the safety including the long-term reliability for each product.

3. When the application system is designed by using this LSI, be sure to confirm notes in this book. Be sure to read the notes to descriptions and the usage notes in the book.

- 4.The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information de-scribed in this book.
- 5. This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.
- 6. This LSI is intended to be used for general electronic equipment [Stepping motor drive].

Consult our sales staff in advance for information on the following applications: Special applications in which exceptional quality and reliability are required, or if the failure or malfunction of this LSI may directly jeopardize life or harm the human body.

- Any applications other than the standard applications intended.
- (1) Space appliance (such as artificial satellite, and rocket)
- (2) Traffic control equipment (such as for automobile, airplane, train, and ship)
- (3) Medical equipment for life support
- (4) Submarine transponder
- (5) Control equipment for power plant
- (6) Disaster prevention and security device
- (7) Weapon
- (8) Others : Applications of which reliability equivalent to (1) to (7) is required
- 7. This LSI is neither designed nor intended for use in automotive applications or environments unless the specific product is designated by our company as compliant with the ISO/TS 16949 requirements.

Our company shall not be held responsible for any damage incurred by you or any third party as a result of or in connection with your using the LSI in automotive application, unless our company agrees to your using the LSI in this book for such application.

- 8. If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- 9. Please use this product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Our company shall not be held responsible for any damage incurred as a result of your using the LSI not complying with the applicable laws and regulations.

AN44069A

USAGE NOTES

1. When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.

Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.

- 2. Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- 3. Pay attention to the direction of LSI. When mounting it in the wrong direction onto the PCB (printed-circuitboard), it might smoke or ignite.
- 4. Pay attention in the PCB (printed-circuit-board) pattern layout in order to prevent damage due to short circuit between pins. In addition, refer to the Pin Description for the pin configuration.
- 5. Perform a visual inspection on the PCB before applying power, otherwise damage might happen due to problems such as a solder-bridge between the pins of the semiconductor device. Also, perform a full technical verification on the assembly quality, because the same damage possibly can happen due to conductive substances, such as solder ball, that adhere to the LSI during transportation.
- 6. Take notice in the use of this product that it might break or occasionally smoke when an abnormal state occurs such as output pin-VCC short (Power supply fault), output pin-GND short (Ground fault), output-to-output-pin short (load short), or leakage between pins.

Especially, for the pins below, take notice of Power supply fault, Ground fault, load short, and short to the current detection pins.

(1) AOUT1(Pin 17), AOUT2(Pin 15), BOUT1(Pin 14), BOUT2(Pin 12)

- (2) BC2(Pin 20), VPUMP(Pin 21)
- (3) VM1(Pin 8), VM2(Pin 22), VCC(Pin 25), S5VOUT(Pin 27)
- (4) RCSA(Pin 16), RCSB(Pin 13)

And, safety measures such as an installation of fuses are recommended because the extent of the abovementioned damage and smoke emission will depend on the current capability of the power supply.

7. The protection circuit is for maintaining safety against abnormal operation. Therefore, the protection circuit should not work during normal operation.

Especially for the thermal protection circuit, if the area of safe operation or the absolute maximum rating is momentarily exceeded due to output pin to VM/VCC short (Power supply fault), or output pin to GND short (Ground fault), the LSI might be damaged before the thermal protection circuit could operate.

- 8. Unless specified in the product specifications, make sure that negative voltage or excessive voltage are not applied to the pins because the device might be damaged, which could happen due to negative voltage or excessive voltage generated during the ON and OFF timing when the inductive load of a motor coil or actuator coils of optical pick-up is being driven.
- 9. The product which has specified ASO (Area of Safe Operation) should be operated in ASO.
- 10. Verify the risks which might be caused by the malfunctions of external components.
- Design the heat radiation with sufficient margin so that the allowable value might not be exceeded base on the conditions of power supply voltage, load, and ambient temperature.
 (It is recommended to design the junctions of the LSI with 70% to 80% of absolute maximum rating or less.)

USAGE NOTES (continued)

- 12. Set the capacitance between VPUMP and GND so that VPUMP(Pin 21) must not be exceeded 43 V even transiently from motor standby to motor start.
- 13. This LSI employs PWM drive method that switches the output transistor by high-current. Therefore it is apt to generate noises which might cause the LSI to malfunction or have fatal damage. To prevent these problems, supply voltage must be stable enough.

Take into consideration that the capacitor between VCC and GND is set to minimum 0.1 μ F and that between VM and GND is set to minimum 47 μ F.

Moreover, set the capacitors to the LSI as closely as possible to avoid malfunctions and damages caused by noises.

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book. Consult our sales staff in advance for information on the following applications:

• Special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.

It is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special application.

- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.

Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.

(6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.

(7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20100202