

Standalone USB Type-C™ sink port controller





Product status link	

STUSB4500L

Product summary						
Order code	STUSB4500LQTR					
Order code	STUSB4500LBJR					
Description	Standalone USB Type-C controller (auto-run mode)					
	QFN-24 EP (4x4)					
Package	WLCSP-25 (2.6x2.6x0.5)					
Marking	4500L					

Features

- Auto-run Type-C™ sink controller (5 V)
- · Dead battery mode support
- Integrated V_{BUS} switch gate drivers (PMOS)
- Integrated V_{BUS} voltage monitoring
- · Short-to-VBUS protections on CC pins
- High voltage capability on V_{BUS} pins
- Source power budget reporting: (default / 1.5 A / 3 A) current at 5 V
- V_{BUS} powered:
 - Zero consumption on local battery or application
 - V_{DD} = [4.1 V; 22 V]
- Temperature range: -40 °C up to 105 °C
- ESD: 3 kV HBM 1.5 kV CDM
- · Certified:
 - USB Type-C™ rev 1.4
 - Power sinking device (TID #1455)

Applications

- · Printers, camcorders, cameras
- · IoT, drones, accessories and battery powered devices
- Computer accessories (keyboards, mouse)
- · Toys, gaming, POS, scanner, LED lighting
- Healthcare, e-cigarettes, handheld devices
- 5 V DC barrel, USB STD-B and micro-B replacement
- Any 5 V Type-C sink device

Description

The STUSB4500L is a USB Type-C controller that addresses 5 V-only sink devices up to 3 A (15 W max.).

This device supports dead battery mode and is suited for sink devices powered from dead battery state. It is able to operate without any external software support for quick application power-on and immediate charging process start. At type-C connection, the STUSB4500L seeks CC pin for SOURCE termination and monitors V_{BUS} voltage in order to protect the application from an incorrect SOURCE operation. When V_{BUS} is within the appropriate range, the STUSB4500L powers the application by closing the input switch. The available current advertised by the SOURCE is reported to the application in order to align the sinking current. Port status can be optionally monitored by the software through I²C interface.

Thanks to its 20 V technology, it implements high voltage features to protect the CC pins against short-circuits to V_{BUS} .



1 Functional description

The STUSB4500L is a USB Type- C^{TM} IC controller addressing 5 V sink applications. It supports dead battery mode to allow a system to be powered from a V_{BUS} power source directly.

The STUSB4500L major role is to:


- 1. Detect the connection between two USB Type-C ports (attach detection)
- 2. Establish a valid source-to-sink connection
- 3. Identify the attached device: source or debug accessory
- 4. Resolve cable orientation and twist connections to establish USB 3 data routing (MUX control) if any
- 5. Configure the incoming V_{BUS} power path
- 6. Monitor the V_{BUS} power path
- 7. Report the available power advertised by the source
- 8. Handle the high voltage protections

The STUSB4500L also provides:

- · Dead battery mode
- Internal and/or external V_{BUS} discharge paths
- Debug accessory mode detection
- · Customization of the device configuration through NVM to support specific applications

1.1 Block overview

Figure 1. Functional block diagram



DS13102 - Rev 6 page 2/31



2 Inputs/outputs

2.1 Pinout

Figure 2. QFN-24 pin connections (top view)





Figure 3. WLCSP-25 pin connections (top view)



DS13102 - Rev 6 page 3/31



Table 1. Pin function list

QFN	CSP	Name	Type	Description	Typical connection
1	B4	CC1DB	HV AIO	Dead battery enable on CC1 pin	To CC1 pin if used or ground
2	B5	CC1	HV AIO	Type-C configuration channel 1	To Type-C receptacle A5
3	B3, C3	NU	-	-	To ground
4	C5	CC2	HV AIO	Type-C configuration channel 2	To Type-C receptacle B5
5	C4	CC2DB	HV AIO	Dead battery enable on CC2 pin	To CC2 pin if used or ground
6	D4	RESET	DI	Reset input, active high	From system
7	D5	SCL	DI	I ² C clock input	To I ² C master, ext. pull-up or floating (if not used
8	E5	SDA	DI/OD	I ² C data input/output, active low open drain	To I ² C master, ext. pull-up or floating (if not used
9	E4	DISCH	HV AI/OD	Internal discharge path or external discharge path enable, active low open drain	From power system (internal path) or to the discharge path switch (external path), ext. pull-up
10	E3	GND	GND	Ground	Ground
11	E2	ATTACH	OD	Attachment detection, active low open drain	To MCU if any, ext. pull-up
12	D3	ADDR0	DI	I ² C device address setting	Static, to ground or ext. pull-up for address selection, to ground if no connection to MCU
13	D2	ADDR1	DI	I ² C device address setting	Static, to ground or ext. pull-up for address selection, to ground if no connection to MCU
14	E1	RP_1A5	OD	1.5 A source flag, active low open drain	To power system, ext. pull-up
15	D1	GPIO	OD	General purpose output, active low open drain	To system, ext. pull-up
16	C1	VBUS_EN_SNK	HV OD	$\ensuremath{V_{BUS}}$ sink power path enable, active low open drain	To power switch or to power system, ext. pull-up
17	C2	A_B_SIDE	OD	Cable orientation, active low open drain	USB super speed MUX select, ext. pull-up
18	A1	VBUS_VS_DISCH	HV AI	V _{BUS} voltage monitoring and discharge path	From V _{BUS} , receptacle side
19	B2	ALERT	OD	I ² C interrupt, active low open drain	To I ² C master, ext. pull-up
20	A2	RP_3A	HV OD	3 A source flag, active low open drain	To power switch or to power system, ext. pull-up
21	A3	VREG_1V2	PWR	1.2 V internal regulator output	1 μF typ. decoupling capacitor
22	B1	VSYS	PWR	Power supply from system	From power system, connect to ground if not used
23	A4	VREG_2V7	PWR	2.7 V internal regulator output	1 μF typ. decoupling capacitor
24	A5	VDD	HV PWR	Power supply from USB power line	From V _{BUS} , receptacle side
EP	-	EP	GND	Exposed pad is connected to ground	To ground

DS13102 - Rev 6 page 4/31



Table 2. Pin function descriptions

Туре	Description
D	Digital
А	Analog
0	Output pad
I	Input pad
IO	Bidirectional pad
OD	Open drain output
PD	Pull-down
PU	Pull-up
HV	High voltage
PWR	Power
GND	Ground

2.2 Pin description

2.2.1 CC1 / CC2

CC1 and CC2 are the configuration channel pins used for connection and attachment detection, plug orientation determination. CC1 and CC2 are HiZ during reset.

2.2.2 CC1DB / CC2DB

CC1DB and CC2DB are enabled by dead battery mode by connecting CC1DB and CC2DB respectively to CC1 and CC2. Thanks to this connection, the pull-down terminations on the CC pins are present by default even if the device is not supplied (see Section 3.3 Dead battery mode).

Warning: CC1DB and CC2DB must be connected to ground when dead battery mode is not supported, then V_{sys} must be used.

2.2.3 **RESET**

Active high reset.

2.2.4 I²C interface pins

Table 3. I²C interface pin list

Name	Description
SCL	I²C clock, need external pull-up
SDA	I²C data, need external pull-up
ALERT	I ² C interrupt, need external pull-up
ADDR0, ADDR1	I²C device address bits (see Section 4 I²C Interface)

Warning: ADDR0 and ADDR1 pins must be connected to ground when there is no connection to an MCU.

DS13102 - Rev 6 page 5/31



2.2.5 DISCH

This input/output pin can be used to implement a discharge path for highly capacitive V_{BUS} line on power system side.

When used as input, the discharge is internal and a serial resistor must connected to the pin to limit the discharge current through the pin. Maximum discharge current is 500 mA.

The pin can be also used as an open drain output to control an external V_{BUS} discharge path when higher discharge current is required by the application, for instance.

The pin is activated at the same time as the internal discharge path on VBUS_VS_DISCH pin. The discharge is activated automatically during cable disconnection and error recovery state. The discharge time is programmable by NVM (see Section 5 Start-up configuration).

2.2.6 GND

Ground.

2.2.7 ATTACH

This pin is asserted when a valid source-to-sink connection is established. It is also asserted when a connection to a debug accessory device is detected.

2.2.8 RP 3A/RP 1A5

These pins report by default the status of the USB source current capabilities.

Pin name Value Description Hi-Z No source attached VBUS_EN_SNK 0 Source attached Hi-Z No source attached or source supplies default USB Type-C current at 5 V RP_3A 0 Source supplies 3.0 A USB Type-C current at 5 V Hi-Z No source attached or source supplies default USB Type-C current at 5 V. RP_1A5 0 Source supplies 1.5 A USB Type-C current at 5 V.

Table 4. Source current capability

Note: RP_3A and RP_1A5 signals are valid when a SOURCE is attached.

DS13102 - Rev 6 page 6/31



2.2.9 GPIO

This pin is an active low open drain output that can be configured by NVM as per table below (see Section 5 Start-up configuration).

Table 5. GPIO pin configuration

NVM parameter GPIO_CFG[1:0]	Pin name	Pin function	Value	Description
		Software controlled GPIO.	Hi-Z	When bit #0 value is 0b (at start-up)
00b	SW_CTRL_GPIO	The output state is defined by the value of I ² C register bit #0 at address 2Dh	0	When bit #0 value is 1b
		Hardware fault detection	Hi-Z	No hardware fault detected
01b	ERROR_RECOVERY	(see Section 3.4 Hardware fault management)	0	Hardware fault detected
		Debug accessory detection	Hi-Z	No debug accessory detected
10b	DEBUG	(see Section 3.6 Debug accessory mode detection)	0	Debug accessory detected
11b	SINK DOWED	Indicates USB Type-C current capability advertised by the	Hi-Z	Source supplies default or 1.5 A USB Type-C current at 5 V
(default)	SINK_POWER	source	0	Source supplies 3.0 A USB Type-C current at 5 V

2.2.10 VBUS_EN_SNK

This pin allows the incoming V_{BUS} power from the USB Type-C receptacle to be enabled when a source is connected according to different operating conditions stated in the table below. VBUS_EN_SNK pin is a high voltage open drain output that allows a PMOS transistor to be directly driven to enable the VBUS power path.

2.2.11 A_B_SIDE

This output pin provides the cable orientation. It is used to establish USB SuperSpeed signal routing. This signal is not required in case of USB 2.0 support.

Table 6. USB data MUX select

Value	Description
HiZ	CC1 pin is attached to CC line
0	CC2 pin is attached to CC line

2.2.12 VBUS_VS_DISCH

This input pin is used to sense V_{BUS} presence, monitor V_{BUS} voltage, and discharge V_{BUS} from the USB Type-C receptacle side.

A serial resistor connected to the pin must be used to limit the discharge current through the pin. Maximum discharge current is 50 mA.

The discharge is activated automatically during cable disconnection, and error recovery state. The discharge time is programmable by NVM (see Section 5 Start-up configuration).

2.2.13 VREG_1V2

This pin is used only for external decoupling of the 1.2 V internal regulator. The recommended decoupling capacitor is: 1 μ F typ. (0.5 μ F min., 10 μ F max.)

DS13102 - Rev 6 page 7/31



2.2.14 VSYS

This is the low power supply from the system, if there is any. It can be connected directly to a single cell Lithium battery or to the system power supply delivering 3.3 V up to 5 V. It is recommended to connect the pin to ground when it is not used.

2.2.15 VREG_2V7

This pin is used only for external decoupling of the 2.7 V internal regulator. The recommended decoupling capacitor is: 1 μ F typ. (0.5 μ F min., 10 μ F max.)

2.2.16 VDD

This is the main STUSB4500L power supply. Whatever the application is VBUS powered or not, VDD mandatory connection is to USB power line (VBUS). The STUSB4500L can indeed work in dead battery mode, even for self-powered application, in order to reduce power consumption to ZERO when the port is not attached, therefore having no impact on application power leakage.

DS13102 - Rev 6 page 8/31



3 Description of the features

3.1 CC interface

The STUSB4500L controls the connection to the configuration channel (CC) pins, CC1 and CC2, through two main blocks: the CC line interface block and the CC control logic block.

The CC line interface block is used to:

- Set pull-down termination mode on the CC pins
- · Monitor the CC pin voltage values related to the attachment detection thresholds
- Protect the CC pins against overvoltage

The CC control logic block is used to:

- Execute the Type-C FSM related to the sink power role with debug accessory support
- Determine the electrical state for each CC pin related to the detected thresholds
- Evaluate the conditions related to the CC pin states and the V_{BUS} voltage value to transition from one state to another in the Type-C FSM
- Advertise a valid source-to-sink connection
- Determine the identity of the attached device: source or debug accessory
- Determine cable orientation to allow external routing of the USB data
- Manage USB Type-C power capability on V_{BUS}: USB default, medium or high current mode
- Handle hardware faults

3.2 VBUS power path control

3.2.1 VBUS monitoring

The V_{BUS} monitoring block supervises from the VBUS_VS_DISCH input pin the V_{BUS} voltage on the USB Type-C receptacle side.

It is used to check that V_{BUS} is within a valid voltage range to establish a valid source-to-sink connection and to enable safely the V_{BUS} power path through the VBUS_EN_SNK pin.

It allows detection of unexpected V_{BUS} voltage conditions such as undervoltage or overvoltage related to the valid V_{BUS} voltage range. When such conditions occur, the STUSB4500L reacts as follows:

- At attachment, it prevents the source-to-sink connection to be established and the V_{BUS} power path to be asserted
- After attachment, it goes into unattached state and it disables the V_{BUS} power path

The valid V_{BUS} voltage range is defined by a low limit V_{THUSB} and a high limit V_{MONUSBH} (overvoltage condition):

- V_{THUSB} low limit is fixed by hardware at 3.3 V in order to detect a V_{BUS} rising edge (connection) or falling edge (disconnection)
- The minimum value of V_{MONUSBH} is V_{BUS} +5% and can be shifted by fraction of 1% from V_{BUS}+5% to V_{BUS}+20%. The value is preset by default in the NVM (see Section 7.3 Electrical and timing characteristics) and can be changed independently through NVM programming (see Section 5 Start-up configuration)

3.2.2 VBUS discharge

The monitoring block also handles the V_{BUS} discharge paths connected to the VBUS_VS_DISCH pin for the USB Type-C receptacle side and to the DISCH pin for the power system side. The discharge paths are activated at the same time when disconnection is detected or when the device goes into the error recovery state (see Section 3.4 Hardware fault management). At detachment, during error recovery state, the discharge is activated for $T_{DISUSBOV}$ time.

The discharge time durations are also preset by default in the NVM (see Section 7.3 Electrical and timing characteristics). The discharge time durations can be changed through NVM programming (see Section 5 Start-up configuration).

The V_{BUS} discharge feature is enabled by default in the NVM and can be disabled through NVM programming (see Section 5 Start-up configuration).

DS13102 - Rev 6 page 9/31



3.2.3 VBUS power path assertion

The STUSB4500L can control the assertion of the V_{BUS} power path from the USB Type-C receptacle, directly or indirectly, through the VBUS EN SNK pin.

The table below summarizes the operating conditions that determine the electrical value of the VBUS_EN_SNK pin during system operation.

Table 7. VBUS_EN_SNK pin behavior depending on the operating conditions

Value	C	Operating conditions				
value	Connection stage	V _{BUS} monitoring conditions on VBUS_VS_DISCH pin				
		V _{BUS} < V _{MONUSBH}				
0	At attachment or during operation	and				
		$V_{BUS} > V_{THUSB}$				
		V _{BUS} > V _{MONUSBH}				
Hi-Z	At detachment or during ErrorRecovery	or				
		V _{BUS} < V _{THUSB}				

Type-C state column refers to the Type-C FSM states as defined in the USB Type-C standard specification.

3.3 Dead battery mode

Dead battery mode allows systems powered by a battery to be supplied by the V_{BUS} when the battery is discharged and therefore to start the battery charging process without any external support. This mode is also used in systems that are powered through the V_{BUS} only.

Dead battery mode operates only if the CC1DB and CC2DB pins are connected respectively to the CC1 and CC2 pins. Thanks to these connections, the STUSB4500L presents a pull-down termination on its CC pins and advertises itself as a sink even if the device is not supplied.

When a source system connects to a USB Type-C port, it detects the pull-down termination, establish the source-to-sink connection, and provide the V_{BUS} . The STUSB4500L is then supplied thanks to the VDD pin connected to V_{BUS} on the USB Type-C receptacle side. The STUSB4500L can finalize the connection and enable the power path on V_{BUS} thanks to the VBUS_EN_SNK pin to allow the system to be powered.

3.4 Hardware fault management

During system operation, the STUSB4500L handles some pre-identified hardware fault conditions. When such conditions happen, the circuit goes into an ErrorRecovery state as defined in the USB Type-C standard specifications.

The error recovery state is equivalent to force a detach event. When entering this state, the device de-asserts the V_{BUS} power path by disabling the VBUS_EN_SNK, RP_3A and RP_1A5 pins, and it removes the terminations from the CC pins. Then, it transitions to the unattached state.

The STUSB4500L goes into error recovery state when at least one condition listed below is met:

- If an overtemperature is detected (junction temperature above maximum T_J)
- If an overvoltage is detected on the CC pins (voltage on CC pins above $V_{\mbox{OVP}}$)

The detection of a hardware fault is advertised through the GPIO pin when configured in ERROR_RECOVERY mode.

See Section 7 Electrical characteristics for threshold values.

3.5 High voltage protections

The STUSB4500L can be used in systems or connected to systems that handle high voltage on the V_{BUS} power path. The device integrates an internal circuitry on the CC pins that tolerates high voltage and ensures protection up to 22 V in case of unexpected short-circuits with the V_{BUS} as per figure below.

DS13102 - Rev 6 page 10/31






Figure 4. Short-to-V_{BUS}

3.6 Debug accessory mode detection

The STUSB4500L detects a connection to a debug and test system (DTS) as defined in the USB Type-C standard specification. The debug accessory detection is advertised through the GPIO pin when configured in DEBUG mode.

A debug accessory device is detected when both the CC1 and CC2 pins are pulled up by an R_p resistor from the connected device. The voltage levels on the CC1 and CC2 pins give the orientation and current capability as described in the table below. The GPIO pin configured in DEBUG mode is asserted to advertise the DTS detection and the A_B_SIDE pin indicates the orientation of the connection.

A_B_SIDE pin CC2 pin CC1 pin **Charging current** # CC1/CC2 (CC2 pin) configuration (CC1 pin) (CC2/CC1) R_D 1.5 A 1 $R_{D} 3 A$ Default Hi-Z (0) 2 $R_D 1.5 A$ R_p default 1.5 A Hi-Z (0) 3 $R_p 3 A$ R_p default 3.0 A Hi-Z (0) R_p R_p 4 Default Hi-Z (Hi-Z) def/1.5 A/3 A def/1.5 A/3 A

Table 8. Orientation and current capability detection in sink power role

DS13102 - Rev 6 page 11/31



4 I²C Interface

4.1 Read and write operations

The I²C interface is used to configure, control and read the operation status of the device. It is compatible with the Philips I²C Bus® (version 2.1). The I²C is a slave serial interface based on two signals:

- SCL serial clock line: input clock used to shift data
- SDA serial data line: input/output bidirectional data transfers

A filter rejects the potential spikes on the bus data line to preserve data integrity.

The bidirectional data line supports transfers up to 400 Kbit/s (fast mode). The data are shifted to and from the chip on the SDA line, MSB first.

The first bit must be high (START) followed by the 7-bit device address and the read/write control bit.

Four 7-bit device address are available for the STUSB4500 thanks to the external programming of DevADDR0 and DevADDR1 bits through ADDR0 and ADDR1 pins setting i.e. 0x28 or 0x29 or 0x2A or 0x2B. It allows four STUSB4500 devices to be connected on the same I²C bus.

Table 9. Device address format

Bit7	Bit6	Bit5	Bit5 Bit4		Bit2	Bit1	Bit0
DevADDR6	DevADDR5	DevADDR4	DevADDR3	DevADDR2	DevADDR1	DevADDR0	R/W
0	1	0	1	0	ADDR1	ADDR0	0/1

Table 10. Register address format

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RegADDR7	RegADDR6	RegADDR5	RegADDR4	RegADDR3	RegADDR2	RegADDR1	RegADDR0

Table 11. Register data format

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0	

Figure 5. Read operation



Figure 6. Write operation

Start	Device addr	w	Α	Reg address	Α	Reg data	Α	Reg data	Α	Reg data	Α	Stop
	7 bits			8 bits		8 bits		8 bits		8 bits		
Start b	Start bit = SDA falling when SOL=1							Address n+1		Address n+2		

Start bit = SDA falling when SOL=1 Stop bit = SDA rising when SOL=1 Restart bit = start after a start

Acknowledge = SDA forced low during a SOL clock

DS13102 - Rev 6 page 12/31




4.2 Timing specifications

The device uses a standard slave I²C channel at speed up to 400 kHz.

Table 12. I²C timing parameters - VDD = 5 V

Symbol	Parameter	Min.	Тур.	Max.	Unit
F _{scl}	SCL clock frequency	0		400	kHz
t _{hd,sta}	Hold time (repeated) START condition	0.6		-	
t _{low}	LOW period of the SCL clock	1.3		-	
t _{high}	HIGH period of the SCL clock	0.6		-	
t _{su,dat}	Setup time for repeated START condition	0.6		-	μs
t _{hd,dat}	Data hold time	0.04		0.9	
t _{su,dat}	Data setup time	100	-	-	
t _r	Rise time of both SDA and SCL signals	20 + 0.1 C _b		300	
t _f	Fall time of both SDA and SCL signals	20 + 0.1 C _b		300	ns
t _{su,sto}	Set-up time for STOP condition	0.6		-	
t _{buf}	Bus free time between a STOP and START condition	1.3		-	μs
C _b	Capacitive load for each bus line	-	-	400	pF

Figure 7. I²C timing diagram



DS13102 - Rev 6 page 13/31



5 Start-up configuration

5.1 User-defined parameters

The STUSB4500L has a set of user-defined parameters that can be customized by NVM re-programming through the I^2C interface. This feature allows the customer to change the preset configuration of the USB Type-C interface and to define a new configuration to meet specific application requirements addressing various use cases, or specific implementations.

The NVM re-programming overrides the initial default setting to define a new default setting that is used at power-up or after a reset. The default setting is copied at power-up, or after a reset, from the embedded NVM into I^2C registers. The values copied in the I^2C registers are used by the STUSB4500L during the system operation.

The NVM re-programming is possible with a customer password. The I²C registers must be re-initialized after each NVM re-programming to make effective the new parameters setting either through power-off and power-up sequence, or through reset.

5.2 Default start-up configuration

The table below lists the user-defined parameters and indicates the default start-up configuration of the STUSB4500L.

Table 13. STUSB4500L user-defined parameters and default settings

Parameter name	Parameter description	Reset value (default)	Value	Description
SHIFT_VBUS_HIGH_LIMIT	Coefficient to shift up nominal V _{BUS} high voltage limit applicable to 5 V	1010b (10%)	0000b to	$0\% \le V_{SHUSBH} \le 15\%$ of VBUS by increment of 1% Default $V_{SHUSBH} = 10\%$
VBUS_DISCH_TIME_TO_0V	Coefficient used to compute V _{BUS} discharge time to 0 V	1001b (9)	0001b to 1111b	$1 \le T_{DISPAROV} \le 15$ by increment of 1 Unit discharge time: 84 ms (typ.) Default coefficient $T_{DISPAROV} = 9$, discharge time $T_{DISUSBOV} = 756$ ms
VBUS_DISCH_DISABLE	VBUSdischarge deactivation on VBUS_VS_DISCH and DISCH pins	0b	0b	V _{BUS} discharge enabled V _{BUS} discharge disabled
GPIO_CFG[1:0]	Selects GPIO pin configuration (see Section 2.2.9 GPIO)	11b	00b 01b 10b	SW_CTRL_GPIO ERROR_RECOVERY DEBUG SINK POWER (default)

DS13102 - Rev 6 page 14/31



6 Application

The sections below are not part of the ST product specifications. They are intended to give a generic application overview to be used by the customer as a starting point for further implementation and customization. ST does not warrant compliance with customer specifications. Full system implementation and validation are under the customer's responsibility.

6.1 General information

6.1.1 Power supplies

The STUSB4500L can be supplied in three different ways depending on the targeted application:

- Through the VDD pin only for applications powered by V_{BUS} that operate with dead battery mode support
- Through the VSYS pin only for AC powered applications with a system power supply delivering from 3.3 V up to 5 V
- Through the VDD and VSYS pins either for applications powered by a battery with dead battery mode support or for applications powered by V_{BUS} with a system power supply delivering 3.3 V or 5 V. When both VDD and VSYS power supplies are present, the low power supply VSYS is selected when VSYS voltage is above 3.1 V. Otherwise VDD is selected

When possible, please prefer VDD supply only, and connect it to VBUS in order to minimize application power consumption. In this case, VSYS is not used and must be connected to GND.

6.1.2 Connection to MCU or application processor


The STUSB4500L connection to an MCU or an application processor is optional. However, an I²C interface with an interrupt allows a simple connection to most of MCU and SOC of the market.

When a connection through the I²C interface is implemented, it provides an extensive functionality during the system operation. For instance, it may be used to:

- Define the port configuration during system boot (in case the NVM parameters are not customized during manufacturing)
- 2. Provide a diagnostic of the Type-C connection in real time

At power-up or after a reset, the first software access to the I^2C registers of the STUSB4500L can be done only after T_{LOAD} as shown in the figure below. T_{LOAD} corresponds to the time required to initialize the I^2C registers with the default values from the embedded NVM. At power-up, the loading phase starts when the voltage level on the VREG_1V2 output pin of the 1.2 V internal regulator reaches 1.08 V to release the internal POR signal. After a reset, the loading phase starts when the signal on the RESET pin is released.

Figure 8. I²C register initialization sequence at power-up or after a reset




DS13102 - Rev 6 page 15/31



6.2 Typical application

Figure 9. Implementation example



Note: The STUSB4500L can be connected to an application processor using I²C interface. This connection is optional.

DS13102 - Rev 6 page 16/31



7 Electrical characteristics

7.1 Absolute maximum ratings

All voltages are referenced to GND.

Table 14. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DD}	Supply voltage on VDD pin	28		
V _{SYS}	Supply voltage on VSYS pin	6		
V _{CC1} , V _{CC2}	High voltage on CC pins	22		
V _{CC1DB} , V _{CC2DB}	Thigh voltage on 80 pine			
V _{VBUS_EN_SNK}				
V _{VBUS_VS_DISCH}	High voltage on V _{BUS} pins	28		
V _{DISCH}	g verage en vB02 pine	20		
V _{RP_3A}			V	
V _{SCL} , V _{SDA}				
V _{ALERT}				
V _{RESET}				
V _{ATTACH}	Operating voltage on I/O pins	-0.3 to 6		
V _{A_B_SIDE}	Operating voltage on 170 pins	-0.3 to 0		
V _{RP_1A5}				
V _{GPIO}				
V _{ADDR0} , V _{ADDR1}				
T _{STG}	Storage temperature	-55 to 150	°C	
TJ	Maximum junction temperature	145		
ESD	НВМ	3	kV	
EOD	CDM	1.5	KV	

7.2 Operating conditions

Table 15. Operating conditions

Symbol	Parameter	Value	Unit
V_{DD}	Supply voltage on VDD pin	3.3 to 6	
V _{SYS}	Supply voltage on VSYS pin	3.0 to 5.5	
V _{CC1} , V _{CC2}	CC pins	0 to 5.5	
V _{CC1DB} , V _{CC2DB}	CC pills		
V _{VBUS_EN_SNK}			V
V _{VBUS_VS_DISCH}	High voltage pins	0 to 22	
V _{DISCH}	riigir voitage piirs	0 10 22	
V _{RP_3A}			
V _{SCL} , V _{SDA}	Operating voltage on I/O pins	0 to 4.5	

DS13102 - Rev 6 page 17/31



Symbol	Parameter	Value	Unit
V _{ALERT}			
V _{RESET}			
VATTACH			
V _{A_B_SIDE}			V
V _{RP_1A5}			
V _{GPIO}			
V _{ADDR0} , V _{ADDR1}			
T _A	Operating temperature	-40 to 105	°C

DS13102 - Rev 6 page 18/31



7.3 Electrical and timing characteristics

Unless otherwise specified: V_{DD} = 5 V, T_A = 25 °C, all voltages are referenced to GND.

Table 16. Electrical characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I _{DD (SNK)}	Current consumption	Device connected to VBUS V _{DD} @ VBUS level	110	160	210	μA
T _{LOAD}	I ² C registers loading time from NVM	At power-up or after a reset			30	ms
		CC1 and CC2 pins				
R _d	CC pull-down resistors	-40 °C < T _A < +105 °C	-10%	5.1	+10%	kΩ
R _{INCC}	CC input impedance	Terminations off	200			kΩ
V _{TH0.2}	Detection threshold 1	Min. I _{P-USB} detection by sink on R _d , min CC voltage for connected sink	0.15	0.20	0.25	V
V _{TH0.66}	Detection threshold 2	Min. I _{P_1.5} detection by sink on R _d	0.61	0.66	0.71	V
V _{TH1.23}	Detection threshold 3	Min. I P_3.0 detection by sink on Rd	1.16	1.23	1.31	V
V _{TH2.6}	Detection threshold 4	Max. CC voltage for connected sink	2.45	2.60	2.75	V
V _{OVP}	Overvoltage protection on CC pins		5.82	6	6.18	V
	,	VBUS_VS_DISCH pin monitoring and dr	iving			
V _{THUSB}	V _{BUS} disconnection threshold	V _{DD} @ 5 V	3.2	3.3	3.4	V
I _{DISUSB}	V _{BUS} discharge current	Through external resistor connected to VBUS_VS_DISCH pin			50	mA
T _{DISUSBOV}	V _{BUS} discharge time to 0 V	At detachment, during error recovery state. Coefficient T _{DISPAROV} programmable by NVM, Default T _{DISPAROV} = 9, T _{DISUSBOV} = 756 ms	70 *T _{DISPAR0V}	84 *T _{DISPAR0V}	100 *T _{DISPAR0V}	ms
Vmonusbh	V _{BUS} monitoring high voltage limit	V _{BUS} +5% is nominal high voltage limit, Shift coefficient V _{SHUSBH} is programmable by NVM from 0% to 15% of V _{BUS} by step of 1% Default V _{SHUSBH} = 10%, V _{MONUSBH} = V _{BUS} +15%		V _{BUS} +5% +V _{SHUSBH}		V
		DISCH pin driving				
I _{DISPWR}	Power system discharge current	Through external resistor connected to DISCH pin			500	mA
Di	igital input/output (SCL, SI	DA, ALERT, RESET, ATTACH, A_B_SIDE,	RP_1A5, GF	PIO, ADDR0,	ADDR1)	
V _{IH}	High level input voltage		1.2			V
V _{IL}	Low level input voltage				0.35	V
V _{OL}	Low level output voltage	loh = 3 mA			0.4	V
	20 V o	pen drain outputs (VBUS_EN_SNK, DIS	CH, RP_3A)			
V _{OL}	Low level output voltage	Ioh = 3 mA			0.4	V

DS13102 - Rev 6 page 19/31




8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

8.1 QFN-24 EP (4x4) package information

Figure 10. QFN-24 EP (4x4) package information




DS13102 - Rev 6 page 20/31



Table 17. QFN-24 EP (4x4) package mechanical data

Ref.		mm		Inches		
Nei.	Min.	Тур	Max.	Min.	Тур.	Max.
Α	0.80	0.90	1.00	0.031	0.035	0.039
A1	0.00	0.02	0.05	0.000	0.001	0.002
b	0.18	0.25	0.30	0.007	0.0010	0.012
D	3.95	4.00	4.05	0.156	0.157	0.159
D2	2.55	2.70	2.80	0.100	0.106	0.110
E	3.95	4.00	4.05	0.156	0.157	0.159
E2	2.55	2.70	2.80	0.100	0.106	0.110
е	0.45	0.50	0.55	0.018	0.020	0.022
K	0.15	-	-	0.006	-	-
L	0.30	0.40	0.50	0.012	0.016	0.020

Figure 11. QFN-24 EP (4x4) recommended footprint




DS13102 - Rev 6 page 21/31




8.2 WLCSP (2.6x2.6x0.5) 25 bumps package information

Figure 12. WLCSP (2.6x2.6x0.5) package outline


Bottom view



Side view



Top view



DS13102 - Rev 6 page 22/31




Table 18. WLCSP (2.6x2.6x0.5) package mechanical data

Symbol		mm			
Symbol	Min.	Тур.	Max.		
A	0.456	0.50	0.544		
A1	0.179	195	0.211		
A2	0.255	0.28	0.305		
A3	0.022	0.025	0.028		
E	2.563	2.593	2.623		
D	2.563	2.593	2.623		
E1	1.6 BSC				
D1		1.6 BSC			
е		0.4 BSC			
b	0.245		0.295		
n		25			
	Tolerance of fo	rm and position			
aaa	0.03				
bbb	0.06				
ccc	0.05				
ddd		0.015			

Note: WLCSP stands for wafer level chip scale package. The typical ball diameter before mounting is 0.25 mm. The terminal A1 corner must be identified on the top surface by using a laser marking dot.

Figure 13. WLCSP (2.6x2.6x0.5) recommended footprint



DS13102 - Rev 6 page 23/31



8.3 Thermal information

Table 19. Thermal information

Symbol	Parameter	Value	Unit
R ₀ JA	Junction-to-ambient thermal resistance	37	°C/W
R _{eJC}	Junction-to-case thermal resistance	5	C/VV

DS13102 - Rev 6 page 24/31



9 Terms and abbreviations

Table 20. List of terms and abbreviations

Term	Description
Accessory mode	Debug accessory mode. It is defined by the presence of pull-up resistors R_p/R_p on CC1/CC2 pins in sink power role.
DFP	Downstream facing port, specifically associated with the flow of data in a USB connection. Typically the ports on a HOST or the ports on a hub to which devices are connected. In its initial state, the DFP sources V_{BUS} and optionally V_{CONN} , and supports data.
DRP	Dual-role port. A port that can operate as either a source or a sink. The port role may be changed dynamically.
Sink	Port asserting R_{d} on the CC pins and consuming power from the V_{BUS} .
Source	Port asserting R_p on the CC pins and providing power over the V_{BUS} .
UFP	Upstream facing port, specifically associated with the flow of data in a USB connection. The port on a device or a hub that connects to a host or the DFP of a hub. In its initial state, the UFP sinks V_{BUS} and supports data.

DS13102 - Rev 6 page 25/31



Revision history

Table 21. Document revision history

Date	Revision	Changes
10-Oct-2019	1	Initial release.
22-Oct-2019	2	Added Figure 13. WLCSP (2.6x2.6x0.5) recommended footprint.
29-Apr-2020	3	Added Section 3.5 High voltage protections.
08-Jun-2020	4	Updated Figure 13. WLCSP (2.6x2.6x0.5) recommended footprint.
15-Jun-2021	5	Updated Section Features and Section Description.
15-Feb-2022	6	Updated Figure 9. Implementation example

DS13102 - Rev 6 page 26/31



Contents

1	Fund	ctional c	description	2
	1.1	Block o	overview	2
2	Inpu	ıts/outpu	uts	3
	2.1	Pinout		3
	2.2	Pin des	scription	5
		2.2.1	CC1 / CC2	5
		2.2.2	CC1DB / CC2DB	5
		2.2.3	RESET	5
		2.2.4	I ² C interface pins	5
		2.2.5	DISCH	6
		2.2.6	GND	6
		2.2.7	ATTACH	6
		2.2.8	RP_3A/RP_1A5	6
		2.2.9	GPIO	7
		2.2.10	VBUS_EN_SNK	7
		2.2.11	A_B_SIDE	7
		2.2.12	VBUS_VS_DISCH	7
		2.2.13	VREG_1V2	7
		2.2.14	VSYS	8
		2.2.15	VREG_2V7	8
		2.2.16	VDD	8
3	Des	cription	of the features	9
	3.1	CC inte	erface	9
	3.2	VBUS _I	power path control	9
		3.2.1	VBUS monitoring	9
		3.2.2	VBUS discharge	9
		3.2.3	VBUS power path assertion	10
	3.3	Dead b	pattery mode	10
	3.4	Hardwa	are fault management	10
	3.5	High vo	oltage protections	10
	3.6	Debug	accessory mode detection	11
4	I ² C I	nterface		12
	4.1		and write operations	
	4.2		specifications	
5		•	ifiguration	
				_





	5.1	User-defined parameters	14
	5.2	Default start-up configuration	14
6	Арр	olication	15
	6.1	General information	
		6.1.1 Power supplies	
		6.1.2 Connection to MCU or application processor	
	6.2	Typical application	16
7	Elec	ctrical characteristics	17
	7.1	Absolute maximum ratings	17
	7.2	Operating conditions	
	7.3	Electrical and timing characteristics	19
8	Pac	kage information	20
	8.1	QFN-24 EP (4x4) package information	
	8.2	WLCSP (2.6x2.6x0.5) 25 bumps package information	22
	8.3	Thermal information	24
9	Tern	ms and abbreviations	
Rev	/ision	history	26



List of tables

Table 1.	Pin function list	. 4
Table 2.	Pin function descriptions	. 5
Table 3.	I ² C interface pin list	. 5
Table 4.	Source current capability	
Table 5.	GPIO pin configuration	. 7
Table 6.	USB data MUX select	. 7
Table 7.	VBUS_EN_SNK pin behavior depending on the operating conditions	10
Table 8.	Orientation and current capability detection in sink power role	11
Table 9.	Device address format	12
Table 10.	Register address format	12
Table 11.	Register data format	12
Table 12.	I ² C timing parameters - VDD = 5 V	13
Table 13.	STUSB4500L user-defined parameters and default settings	
Table 14.	Absolute maximum ratings	
Table 15.	Operating conditions	17
Table 16.	Electrical characteristics	19
Table 17.	QFN-24 EP (4x4) package mechanical data	
Table 18.	WLCSP (2.6x2.6x0.5) package mechanical data	
Table 19.	Thermal information	
Table 20.	List of terms and abbreviations	25
Table 21.	Document revision history	26



List of figures

Figure 1.	Functional block diagram	. 2
Figure 2.	QFN-24 pin connections (top view)	. 3
Figure 3.	WLCSP-25 pin connections (top view)	. 3
Figure 4.	Short-to-V _{BUS}	11
Figure 5.	Read operation	12
Figure 6.	Write operation	12
Figure 7.	I ² C timing diagram	13
Figure 8.	I ² C register initialization sequence at power-up or after a reset	15
Figure 9.	Implementation example	16
Figure 10.	QFN-24 EP (4x4) package information	20
Figure 11.	QFN-24 EP (4x4) recommended footprint	21
Figure 12.	WLCSP (2.6x2.6x0.5) package outline	22
Figure 13.	WLCSP (2.6x2.6x0.5) recommended footprint	23



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS13102 - Rev 6 page 31/31