Notifica	tion Number	: 2	20210217000	Notification D	ate:	Feb. 24, 2021	
Title:	Title: Datasheet for TPS653853-Q1						
Custom	er Contact:	PCN	<u>Manager</u>		Dept:	Quality Servi	ces
Change	Туре:		Electrical Specific	ation			
			Notificati	on Details			
Descript	tion of Chan	ge:					
Texas Instruments Incorporated is announcing an information only notification. The product datasheet(s) is being updated as summarized below. The following change history provides further details.							
Texas INSTRUMENTS SLVSC02C - FEBRUARY 2016 - REVISED JANUARY 2021 Changes from Revision B (November 2017) to Revision C (Janurary 2021) Page							
 Added the Functional Safety-Compliant status to the <i>Features</i> section. Updated the numbering format for tables, figures, and cross-references throughout the document. Changed the descriptions in the <i>Pin Functions</i> section to add clarity. Added clarification on respect to the GND pin in the <i>Absolute Maximum Ratings</i>, <i>Recommended Operating Conditions</i>, <i>Electrical Characteristics</i> and <i>Timing Requirements</i> section Added a note in the <i>Electrical Characteristics</i> — <i>Supply Voltage and Current Consumption</i> section to clarify dependency of COLD_CRANK State exit on T_J, VDD6, VBAT_SAFING voltages and the slew rate of VBAT_SAFING recovery back to normal VBAT voltage levels. Changed the description of capacitor for input and outputs to <i>Effective input or output capacitance from ceramic capacitor or capacitors</i> from <i>Value of input or output ceramic capacitor</i> in the <i>Electrical</i> 							

	<i>Characteristics</i> table to clarify that more than one ceramic capacitor may be used in parallel or series, but the total effective capacitance must be in the specified range. <u>17</u>
•	Changed the description of capacitor ESR for input and outputs to <i>Effective ESR of input or output ceramic capacitor or capacitors</i> from Value of ESR of input or output ceramic capacitor in the Electrical Characteristics
	table to clarify that more than one ceramic capacitor may be used in parallel or series, but the total effective ESR must be in the specified range
•	Changed the description of inductor, L _{VDD6} , to <i>Effective inductance from inductor</i> from <i>Value of inductor</i> in the <i>Electrical Characteristics</i> table to clarify the total effective inductance must be in the specified range
•	Changed the description of inductor DCR to Effective DCR of the inductor from Value of DCR of inductor in
•	the <i>Electrical Characteristics</i> table to clarify the total effective DCR must be in the specified range
•	Changed the VDD6 output current in normal operation in boost mode (POS 1.3b, 1.3c) in the <i>Electrical Characteristics</i> — VDD6 Buck-Boost With Internal FETs table
•	Added the minimum value, 2 A, for I _{VDD6_limit} (POS 1.5) in the <i>Electrical Characteristics</i> — <i>VDD6 Buck-Boost</i> <i>With Internal FETs</i> table
•	Changed the POS 1.13a and 1.13b and added POS 1.13c, 1.13d and 1.13e to VDD6 output voltage in low- power mode conditions for clarity since VDD6 output voltage in LPM depends on more than VSOUT2_LVL_LPSAM settings in the <i>Electrical Characteristics</i> — <i>VDD6 Buck-Boost With Internal FETs</i> table
•	Changed the pulldown discharge resistance name from Rpd _{VDD6} to R _{PD_VDD6} , Rpd _{VDD5} to R _{PD_VDD5} , Rpd _{VDD3_5} to R _{PD_VDD3/5} , Rpd _{VSOUT1} to R _{PD_VSOUT1} and Rpd _{VSOUT2} to R _{PD_VSOUT2} for consistency in the <i>Electrical Characteristics</i> table
•	Changed the maximum value, from 5.4 V to 5.1 V, for VDD5 _{max} (POS 2.4) and removed test condition <i>No VDD5 UV or OV detection</i> in the <i>Electrical Characteristics</i> — <i>VDD6 Buck-Boost With Internal FETs</i> table 18
•	Changed the maximum value for VDD3/5 _{max} (POS 3.5a and 3.5b) from 3.5 V to 3.38V (POS 3.5a) and from 5.4 V to 5.1 V (POS 3.5b) in the <i>Electrical Characteristics</i> — <i>VDD6 Buck-Boost With Internal FETs</i> table19
•	Changed the pulldown resistance name from VTRACK _{pd} to R _{PD_VTRACK} , IGN _{Rpd} to R _{PD_IGN} , CANWU _{Rpd} to R _{PD_CANWU} , R _{PULL_DOWN} to R _{PD_SDI_SCLK} for consistency in the <i>Electrical Characteristics</i> table
•	Changed the difference between VBATL_UV _{on} and VBATL_UV _{off} thresholds parameter, POS 7.3, in the <i>Electrical Characteristics</i> — <i>Voltage Monitor</i> table
•	Added POS 7.44, 7.45, 7.46, 7.47, 7.52a, 7.52b, 7.53, 7.54 and 7.55 to the <i>Electrical Characteristics</i> — <i>Voltage Monitor</i> table22
•	Made the following changes in the <i>Electrical Characteristics - Ignition and CAN Wakeup</i> section for clarity of device operation. Added a note about LBIST run impact on IGN deglitch. Added POS 8.1a, IGN_WUP falling threshold and clarified POS 8.1 IGN_WUP threshold is rising. Added POS 8.2a, CAN_WUP falling threshold and clarified POS 8.1 IGN_WUP threshold is rising. Changed POS 8.3, WUP_hyst, to tighten hysteresis24
•	Changed the maximum external load current, I _{CP} , in the <i>Electrical Characteristics - Charge Pump Section</i> section
•	Changed the pullup resistance name from R _{NRES_ENDRV_PU} to R _{PU_NRES_ENDRV} and R _{PULL_UP} to R _{PU_NCS} for consistency in the <i>Electrical Characteristics</i> table
•	Changed the minimum value for f _{LPMclk} (POS 13.2) from 880 kHz to 891 kHz (POS 12.2) in the <i>Electrical Characteristics</i> — <i>VDD6 Buck-Boost With Internal FETs</i> table
•	Added VSAM_Input_FLOAT_SWsig_on (POS 16.26) and Ileak_SAM_Input_SWsig_on (POS 16.27) in the Electrical Characteristics — Steering Angle Monitor table
•	Added t _{HSDI} , POS 15.2, the SDI hold time, in the <i>Electrical Characteristics</i> — <i>Timing Requirements Serial Interface</i> table
•	Changed the description for t _{HCS} , POS 15.9, the NCS hold time, in the <i>Electrical Characteristics</i> — <i>Timing</i> <i>Requirements Serial Interface</i> table for clarity
•	Deleted the duplicate specifications for POS 15.12, R _{PULL_UP} (updated R _{PU_NCS}), and POS 15.13, R _{PULL_DOWN} (updated to R _{PD_SDI_SCLK}) from the <i>Timing Requirements</i> — <i>Serial Interface</i> table since they are in the <i>Electrical Characteristics</i> — <i>Serial Interface</i>

•	Changed the description for SPI input buffer delays, POS 15.14 to POS 15.19 and POS 15.22 to POS 15.23 in the <i>Electrical Characteristics</i> — <i>Timing Requirements Serial Interface</i> table for clarity
	Changed the description for SDO output buffer rise and fall time in the Electrical Characteristics — Timing
	Requirements Serial Interface table for clarity of load on SDO pin is C _{SDO} as specified in other locations of this table
•	Updated SPI Timing Parameter Figure to clarify SDO behaviour at the beginning of the SPI frame
•	Changed the charge pump sub-block in the <i>TPS653853-Q1 Functional Block Diagram</i> section for clarity of device operation.
	Changed the battery power supply monitored by the VMON block from VBATP to VBATL in the TPS653853-
	Q1 Functional Block Diagram for clarity and consistency
•	Added passive components needed for VDD6 Buck-Boost Converter in the VDD6 Buck-Boost Converter section
•	Changed the average and peak current limit descriptions and added a note for clarity of operation in the VDD6 Buck-Boost Converter section
•	Changed the VSOUT1 tracking description for better clarity of the VSOUT1 operation in the VSOUT1 Regulator section
•	Changed the VSOUT2 tracking description for better clarity of the VSOUT2 operation in the VSOUT2 Regulator section
•	Added a note in the VSOUT2 Linear Regulator section to add clarification when the application uses low- power SAM mode VSOUT2 must be configured for non-tracking mode
•	Added a note in the VSOUT2 Linear Regulator section to add clarification when the application uses VSOUT2 configured for 5 V in active states and 3.3V with low-power SAM mode
•	Changed the description in the <i>Charge Pump</i> section to clarify device operation
•	Changed the Charge Pump section and the Detailed Design Description, Charge Pump section by adding
	C _{PUMP} and C _{STORE} references to clarify capacitance needed for charge pump
•	Added a note about LBIST run impact on IGN deglitch in the <i>Wakeup</i> section to clarity device operation. Added clarification on IGN wake up from OFF state versus STAND-BY state behavour and IGN_PWRL use in
	the Wakeup section to clarity device operation
	Changed the VDDx label to VDD5 and VDD3/5 and modified the VDD5 and VDD3/5 start up timing for clarity
-	in the Power-Up and Power-Down Behavior. figure
•	Changed the VDDx label to VDD5 and VDD3/5 for clarity in the IGN Power Latch and POST-RUN Reset.
	figure
•	Deleted the deglitch time from VDDIO Overvoltage in Table 5-1 of the <i>Voltage Monitor</i> section
•	Changed the monitoring detection thresholds for VDD5_OV, VDD3/5_UV and VDD3/5_OV minimums in the Voltage Monitoring Overview: Supply Input and Outputs table to match section 4.11 Electrical Characteristics — Voltage Monitor
•	Changed the description in the Main Clock Monitor (CLOCK_ERROR) section to add clarity
•	Added a note not to run ABIST and LBIST at the same time in the Built-In Self Tests section
•	Changed the register name WD_QUESTION_FDBCK to WD_QUESTION_FDBK in all locations to provide a
	consistent register name and consistent bit names, FDBK[1:0], in the datasheet
•	Added the and clarified the timing formulas and timing diagrams in the TMS570 Mode and PWM Mode sections
•	Changed formula for SAFETY_ERR_PWM_LMIN to correct value of t _(LOW) min in the <i>ERROR Pin Monitor—</i> <i>PWM Mode Example With Correct and Incorrect Timing</i> figure in the <i>PWM Mode</i> section
•	Changed formula for SAFETY_ERR_PWM_LMIN to correct value of t _(LOW) min in the <i>ERROR Pin Monitor:</i> <i>PWM Mode Example With Correct and Incorrect Timing</i> figure in the <i>PWM Mode</i> section
•	Changed the Device-Controller State Diagram section for clarity. Changed the VDD6 output voltage and the
	COLD_CRANK state and exit condition. Clarified the wake up conditions from OFF state
	Added a note in the COLD_CRANK State section to clarify dependency of COLD_CRANK State exit on T _{.I} ,
•	VDD6, VBAT_SAFING voltages and the slew rate of VBAT_SAFING recovery back to normal VBAT voltage
	levels

 Changed the signal comparators hysteresis for VSOUT2 voltage when 3.3V to (typical) to match the electrical characteristics in the Signal Comparators (SAM_COMP) section		
 Changed the SAM sampling in normal operating states to include NOS_SAM_PERIOD, NOS_SAM_IDLE and NOS_SAM_SAMPLE for clarity operating States section. Changed the phrase "MCU must sent" to "MCU must send" to correct typo in the <i>Rotation Counter Change in Normal Operating States</i> section. Changed the description of when the the MCU writes the SAM counter registers to correctly describe when the SAM_COS_MSB register is updated with the written data in the <i>Rotation Counter Change in Normal Operating States</i> section. Changed the figure "BIST on the SAM during the SAM_BIST Phase" to provide additional clarity of operation in the <i>SAM_BIST</i> section. Changed the figure "BIST on the SAM during the SAM_BIST Phase" to provide additional clarity of operation in the <i>SAM_US2_PU</i> section to add clarification when the application uses low-power SAM mode the figure "BIST on the SAM_US2_PU section to add clarification when the application uses low-power SAM mode to solve additional during the SAM_US2_PU section to add clarification when the application uses VOUT2 configured for 5 V in active states and 3.3V with low-power SAM mode. Changed the titles of the SPI MCRC figures in the <i>Device SPI Master CRC (MCRC) and Device SPI Slave CRC (SCRC)</i> sections because Master CRC (MCRC) and Slave CRC (SCRC) were swapped in the Figure title descriptions of note 3 in the <i>SPI Command Space</i> table to add clarity about commands impacting POWER_ON_RST cocess type codes table. Changed the description in the <i>DEV CFG_1 Register</i> to remove in-consistency of output voltages during various low-power SAM bace table. Changed the VDD6_LPM bit description in the <i>DEV_CFG_1 Register</i> to remove in-consistency of output voltages during various low-power state. Changed the VDD6_LPM bit description in the <i>DEV_CFG_1 Register</i> to remove in-consistency of output voltages during various low-power state. Changed the rote run ABIST	•	
Normal Operating States section 95 Changed the description of when the the MCU writes the SAM counter registers to correctly describe when the SAM_COS_MSB and SAM_SIN_MSB register is updated with the written data in the Rotation Counter Change in Normal Operating States section 96 Changed the figure "BIST on the SAM during the SAM_BIST Phase" to provide additional clarity of operation in the SAM_MST section 96 Added a note in the SAM_VS2_PU section to add clarification when the application uses low-power SAM mode VSOUT2 must be configured for non-tracking mode. 100 Added a note in the SAM_VS2_PU section to add clarification when the application uses VSOUT2 configured for 5 V in active states and 3.3 with low-power SAM mode. 100 Changed that the SIM CRC figures in the Device SPI Master CRC (MCRC) and Device SPI Save CRC (SCRC) sections because Master CRC (MCRC) and Save CRC (SCRC) were swapped in the Figure title descriptions of note 3 in the SPI Command Space table to add clarity about commands impacting POWER_ON_RST registers and STAT[5] bit. 113 Clarified the commands in the SPI Command Space table. 113 Clarified the description of NDD6_LILM to include peak-overcurrent event in the SAFETY_STAT_2 register description. 119 Changed the tor un ABIST and LBIST at the same time in the SAFETY_BIST_CTRL Register section 119 Changed the operating with the KR AFETY_ERP_MM_HMIN[7:0] bits in the SAFETY_ERR_STAT_1 register description. 119 Changed the tor un ABIST and LBIST at the same time in the SAFETY_BIST_CTRL Register section 119	•	Changed the SAM sampling in normal operating states to include NOS_SAM_PERIOD, NOS_SAM_IDLE and NOS_SAM_SAMPLE for clarity of operation and corrected the typical period and sampling times in the
the SÅM_COS_MSB and SAM_SIN_MSE register is updated with the written data in the <i>Rotation Counter</i> <i>Change in Normal Operating States section.</i>	•	Normal Operating States section
 Changed the figure "BIST on the SAM during the SAM_BIST Phase" to provide additional clarity of operation in the SAM_BIST section	•	the SAM_COS_MSB and SAM_SIN_MSB register is updated with the written data in the Rotation Counter
mode VSOUT2 must be configured for non-tracking mode. 100 Added a note in the SAM_VS2_PU section to add clarification when the application uses VSOUT2 configured for 5 V in active states and 3.3V with low-power SAM mode. 100 Changed fist to first to correct typo in STAT[6] bit and STAT[3] bit descriptions in the Device Status Flag Byte Response section. 108 Changed the titles of the SPI MCRC figures in the Device SPI Master CRC (MCRC) and Device SPI Slave CRC (SCRC) sections because Master CRC (MCRC) and Slave CRC (SCRC) were swapped in the Figure title descriptions. 110 Changed the titles of the SPI MCRC figures in the Device SPI Master CRC (MCRC) and Device SPI Slave CRC (SCRC) sections because Master CRC (MCRC) and Slave CRC (SCRC) were swapped in the Figure title descriptions. 110 Changed the descriptions of note 3 in the SPI Command Space table to add clarity about commands impacting POWER_ON_RST register and STAT[5] bit. 113 Clarified the commands in the SPI Command Space table. 119 Changed the VDD6_LPM bit description in the DEV_CFG_1 Register to remove in-consistency of output voltages during various low-power states. 119 Changed the VDD6_LIM to include peak-overcurrent event in the SAFETY_STAT_2 register description. 119 Changed bit type from RW to R for the ERROR_PIN_FAIL bit and the WD_FAIL bit in the SAFETY_ERR_STAT_1 register description. 119 Changed the tote in the VSOUT2_MDDE bit description of the section SSN_CTRL Register to add clarification when the application uses low-power SAM m	•	Changed the figure "BIST on the SAM during the SAM_BIST Phase" to provide additional clarity of operation
for 5 V in active states and 3.3V with low-power SAM mode. 100 Changed fist to first to correct typo in STAT[5] bit and STAT[3] bit descriptions in the Device Status Flag Byte Response section. 108 Changed the titles of the SPI MCRC figures in the Device SPI Master CRC (MCRC) and Device SPI Slave CRC (SCRC) sections because Master CRC (MCRC) and Slave CRC (SCRC) were swapped in the Figure title descriptions. 110 Changed the descriptions of note 3 in the SPI Command Space table to add clarity about commands impacting POWER_ON_RST register and STAT[5] bit. 113 Added the SP Registers Access Type Codes table. 119 Changed the VDD6_LPM bit description in the DEV_CFG_1 Register to remove in-consistency of output voltages during various low-power states. 119 Changed the description of VDD6_ILIM to include peak-overcurrent event in the SAFETY_STAT_2 register description. 119 Added a note not to run ABIST and LBIST at the same time in the SAFETY_BIST_CTRL Register section 119 Changed bit type from RW to R for the ERROR_PIN_FAIL bit and the WD_FAIL bit in the SAFETY_ERR_STAT_1 register description. 119 Changed bit type from R to RW to R for the ERROR_PIN_HMIMNIT register description. 119 Changed the note in the VSOUT2_MODE bit description of the section SAM_CFG Register to add clarification when the application uses low-power SAM modes that VSOUT2 must be configured in nontracking mode (default). 119 Changed the note in the VSOUT2_LVL_LPSAM bit description of the section SAM_CFG Register to add c	•	mode VSOUT2 must be configured for non-tracking mode
Response section. 108 • Changed the titles of the SPI MCRC figures in the Device SPI Master CRC (MCRC) and Device SPI Slave CRC (SCRC) sections because Master CRC (MCRC) and Slave CRC (SCRC) were swapped in the Figure title descriptions. 110 • Changed the descriptions of note 3 in the SPI Command Space table to add clarity about commands impacting POWER_ON_RST register and STAT[5] bit. 113 • Clarified the commands in the SPI Command Space table. 113 • Added the SP Registers Access Type Codes table. 119 • Changed the VDD6_LPM bit description in the DEV_CFG_1 Register to remove in-consistency of output voltages during various low-power states. 119 • Changed the description of VDD6_ILIM to include peak-overcurrent event in the SAFETY_STAT_2 register description. 119 • Added a note not to run ABIST and LBIST at the same time in the SAFETY_BIST_CTRL Register section 119 119 • Changed bit type from R/W to R for the ERROR_PIN_FAIL bit and the WD_FAIL bit in the SAFETY_ERR_STAT_1 register description. 119 • Changed the note in the VSOUT2_MODE bit description of the section SENS_CTRL Register to add clarification when the application uses low-power SAM modes that VSOUT2 must be configured in non- tracking mode (default). 119 • Changed the note in the VSOUT2_LVL_LPSAM bit description of the section SAM_CFG Register to add clarification when the application uses low-power SAM modes the impact of mixing output voltage levels between active states and low-power SAM modes for VSOUT2. 119 </td <td>•</td> <td>for 5 V in active states and 3.3V with low-power SAM mode</td>	•	for 5 V in active states and 3.3V with low-power SAM mode
CRC [SCRC] sections because Master CRC (MCRC) and Slave CRC (SCRC) were swapped in the Figure title descriptions. 110 Changed the descriptions of note 3 in the SPI Command Space table to add clarity about commands impacting POWER_ON_RST register and STAT[5] bit. 113 Clarified the commands in the SPI Command Space table. 113 Added the SP Registers Access Type Codes table. 113 Changed the VDD6_LPM bit description in the DEV_CFG_1 Register to remove in-consistency of output voltages during various low-power states. 119 Changed the description of VDD6_ILIM to include peak-overcurrent event in the SAFETY_STAT_2 register description. 119 Added a note not to run ABIST and LBIST at the same time in the SAFETY_BIST_CTRL Register section 119 119 Changed bit type from R to RW to R for the ERROR_PIN_FAIL bit and the WD_FAIL bit in the SAFETY_ERR_STAT_1 register description. 119 Changed the note in the VSOUT2_MODE bit description of the section SENS_CTRL Register to add clarification when the application uses low-power SAM modes that VSOUT2 must be configured in non-tracking mode (default). 119 Changed the note in the VSOUT2_LVL_LPSAM bit description of the section SAM_CFG Register to add clarification when the application uses low-power SAM modes the impact of mixing output voltage levels between active states and low-power SAM modes for VSOUT2. 119 Changed the note in the VSOUT2_LVL_LPSAM bit description of the section SAM_CFG Register to add clarification when the application uses low-power SAM modes the impac	•	Response section
impacting POWER_ON_RST register and STAT[5] bit. 113 Clarified the commands in the SPI Command Space table. 113 Added the SP Registers Access Type Codes table. 119 Changed the VDD6_LPM bit description in the DEV_CFG_1 Register to remove in-consistency of output voltages during various low-power states. 119 Changed the VDD6_LPM bit description in the DEV_CFG_1 Register to remove in-consistency of output voltages during various low-power states. 119 Changed the vDD6_LPM bit description in the DEV_CFG_1 Register to remove in-consistency of output voltages during various low-power states. 119 Added a note not to run ABIST and LBIST at the same time in the SAFETY_BIST_CTRL Register section 119 Changed bit type from R/W to R for the ERROR_PIN_FAIL bit and the WD_FAIL bit in the SAFETY_ERR_STAT_1 register description. 119 Changed the note in the VSOUT2_MODE bit description of the section SENS_CTRL Register to add clarification when the application uses low-power SAM modes that VSOUT2 must be configured in non-tracking mode (default). 119 Changed the note in the VSOUT2_LVL_LPSAM bit description of the section SAM_CFG Register to add clarification when the application uses low-power SAM modes the impact of mixing output voltage levels between active states and low-power SAM modes for VSOUT2. 119 Changed the ESAM_CNTNS description in the LPSAM_IDLE Register Field Descriptions. 119 Changed the LPSAM_IDLE[3:0] bit description in the LPSAM_PERIOD Register Field Descriptions. 119	•	CRC (SCRC) sections because Master CRC (MCRC) and Slave CRC (SCRC) were swapped in the Figure
 Added the SP Registers Access Type Codes table	•	
 Changed the VDD6_LPM bit description in the <i>DEV_CFG_1 Register</i> to remove in-consistency of output voltages during various low-power states	•	Clarified the commands in the SPI Command Space table
voltages during various low-power states 119 Changed the description of VDD6_ILIM to include peak-overcurrent event in the SAFETY_STAT_2 register description 119 Added a note not to run ABIST and LBIST at the same time in the SAFETY_BIST_CTRL Register section 119 119 Changed bit type from R/W to R for the ERROR_PIN_FAIL bit and the WD_FAIL bit in the SAFETY_ERR_STAT_1 register description. 119 Changed bit type from R to R/W for the PWMHIMAX[7:0] bits and the PWMHMIN[7:0] bits in the SAFETY_ERR_PWM_HMAX and SAFETY_ERR_PWM_HMIN register description. 119 Changed the note in the VSOUT2_MODE bit description of the section SENS_CTRL Register to add clarification when the application uses low-power SAM modes that VSOUT2 must be configured in non-tracking mode (default). 119 Changed the note in the VSOUT2_LVL_LPSAM bit description of the section SAM_CFG Register to add clarification when the application uses low-power SAM modes the impact of mixing output voltage levels between active states and low-power SAM modes for VSOUT2. 119 Changed the LPSAM_PERIOD[3:0] bit description in the LPSAM_PERIOD Register Field Descriptions 119 Changed the LPSAM_DELE[3:0] bit description in the LPSAM_SAMPLE Register 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register Field Descriptions 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119	•	Added the SP Registers Access Type Codes table
description. 119 Added a note not to run ABIST and LBIST at the same time in the SAFETY_BIST_CTRL Register section 119 Changed bit type from R/W to R for the ERROR_PIN_FAIL bit and the WD_FAIL bit in the SAFETY_ERR_STAT_1 register description. 119 Changed bit type from R to R/W for the PWMHMAX[7:0] bits and the PWMHMIN[7:0] bits in the SAFETY_ERR_PWM_HMAX and SAFETY_ERR_PWM_HMIN register description. 119 Changed the note in the VSOUT2_MODE bit description of the section SENS_CTRL Register to add clarification when the application uses low-power SAM modes that VSOUT2 must be configured in non- tracking mode (default). 119 Changed the note in the VSOUT2_LVL_LPSAM bit description of the section SAM_CFG Register to add clarification when the application uses low-power SAM modes the impact of mixing output voltage levels between active states and low-power SAM modes for VSOUT2. 119 Changed the LPSAM_CNTNS description for SIN/COS sample period from 1.11-ms to 1.1-ms in the LPSAM_PERIOD register description. 119 Changed the LPSAM_IDLE[3:0] bit description in the LPSAM_IDLE Register Field Descriptions 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 Changed the LPSAM_SAMPLE bit de	•	voltages during various low-power states
 Changed bit type from R/W to R for the ERROR_PIN_FAIL bit and the WD_FAIL bit in the SAFETY_ERR_STAT_1 register description. Changed bit type from R to R/W for the PWMHMAX[7:0] bits and the PWMHMIN[7:0] bits in the SAFETY_ERR_PVM_HMAX and SAFETY_ERR_PVM_HMIN register description. Changed the note in the VSOUT2_MODE bit description of the section SENS_CTRL Register to add clarification when the application uses low-power SAM modes that VSOUT2 must be configured in non-tracking mode (default). Changed the note in the VSOUT2_LVL_LPSAM bit description of the section SAM_CFG Register to add clarification when the application uses low-power SAM modes the impact of mixing output voltage levels between active states and low-power SAM modes for VSOUT2. Changed the SAM_CNTNS description for SIN/COS sample period from 1.11-ms to 1.1-ms in the LPSAM_PERIOD register description. Changed the LPSAM_PERIOD[3:0] bit description in the LPSAM_PERIOD Register Field Descriptions. Changed the description in the LPSAM_IDLE Register Field Descriptions in 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register. Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register. Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register. Changed the use of CAN_PWD command in the CANWU_L bit field of the DEV_STAT Register. Changed the description in the Charge Pump application section for clarity of device operation. Changed the Layout Guidelines section to add clarity to layout recommendations. Changed the Layout Section for clarity. 	•	Changed the description of VDD6_ILIM to include peak-overcurrent event in the SAFETY_STAT_2 register description
SAFETY_ERR_STAT_1 register description. 119 Changed bit type from R to R/W for the PWMHMAX[7:0] bits and the PWMHMIN[7:0] bits in the SAFETY_ERR_PWM_HMAX and SAFETY_ERR_PWM_HMIN register description. 119 Changed the note in the VSOUT2_MODE bit description of the section SENS_CTRL Register to add clarification when the application uses low-power SAM modes that VSOUT2 must be configured in non- tracking mode (default). 119 Changed the note in the VSOUT2_LVL_LPSAM bit description of the section SAM_CFG Register to add clarification when the application uses low-power SAM modes the impact of mixing output voltage levels between active states and low-power SAM modes for VSOUT2. 119 Changed the SAM_CNTNS description for SIN/COS sample period from 1.11-ms to 1.1-ms in the LPSAM_PERIOD register description. 119 Changed the LPSAM_PERIOD[3:0] bit description in the LPSAM_PERIOD Register Field Descriptions 119 Changed the description in the LPSAM_IDLE Register Field Descriptions 119 Changed the LPSAM_IDLE[3:0] bit description in the LPSAM_IDLE Register Field Descriptions 119 Changed the use of CAN_PWD command in the CANWU_L bit field of the DEV_STAT Register. 119 Changed the description in the Charge Pump application section for clarity of device operation. 178 Changed the Layout Guidelines section to add clarity to layout recommendations. 180	•	
SAFETY_ERR_PWM_HMAX and SAFETY_ERR_PWM_HMIN register description. 119 Changed the note in the VSOUT2_MODE bit description of the section SENS_CTRL Register to add clarification when the application uses low-power SAM modes that VSOUT2 must be configured in non-tracking mode (default). 119 Changed the note in the VSOUT2_LVL_LPSAM bit description of the section SAM_CFG Register to add clarification when the application uses low-power SAM modes the impact of mixing output voltage levels between active states and low-power SAM modes for VSOUT2. 119 Changed the SAM_CNTNS description for SIN/COS sample period from 1.11-ms to 1.1-ms in the LPSAM_PERIOD register description. 119 Changed the LPSAM_PERIOD[3:0] bit description in the LPSAM_PERIOD Register Field Descriptions 119 Changed the description in the LPSAM_IDLE Register Field Descriptions 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register Field Descriptions 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 Changed the description in the Charge Pump application section for clarity of device operation. 1	•	SAFETY_ERR_STAT_1 register description
clarification when the application uses low-power SAM modes that VSOUT2 must be configured in non-tracking mode (default). 119 • Changed the note in the VSOUT2_LVL_LPSAM bit description of the section SAM_CFG Register to add clarification when the application uses low-power SAM modes the impact of mixing output voltage levels between active states and low-power SAM modes for VSOUT2. 119 • Changed the SAM_CNTNS description for SIN/COS sample period from 1.11-ms to 1.1-ms in the LPSAM_PERIOD register description. 119 • Changed the LPSAM_PERIOD[3:0] bit description in the LPSAM_PERIOD Register Field Descriptions 119 • Changed the description in the LPSAM_IDLE Register Field Descriptions 119 • Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 • Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 • Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 • Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 • Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 • Changed the description in the CANWU_L bit field of the DEV_STAT Register. 119 • Changed the description in the Charge Pump application section for clarity of device operation. 178 • Changed the Layout Guidelines section to add clarity to layout recommendations. 180 • Changed the guidelines the Lay	•	
clarification when the application uses low-power SAM modes the impact of mixing output voltage levels between active states and low-power SAM modes for VSOUT2. 119 • Changed the SAM_CNTNS description for SIN/COS sample period from 1.11-ms to 1.1-ms in the LPSAM_PERIOD register description. 119 • Changed the LPSAM_PERIOD[3:0] bit description in the LPSAM_PERIOD Register Field Descriptions 119 • Changed the LPSAM_IDLE[3:0] bit description in the LPSAM_IDLE Register Field Descriptions 119 • Changed the description in the LPSAM_IDLE Register Field Descriptions 119 • Changed the description in the LPSAM_IDLE Register Field Descriptions 119 • Changed the LPSAM_SAMPLE 112 • Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 • Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 • Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 • Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 • Changed the description in the Charge Pump application section for clarity of device operation. 178 • Changed the Layout Guidelines section to add clarity to layout recommendations. 180 • Changed the guidelines the Layout section for clarity. 180	•	clarification when the application uses low-power SAM modes that VSOUT2 must be configured in non-
LPSAM_PERIOD register description. 119 Changed the LPSAM_PERIOD[3:0] bit description in the LPSAM_PERIOD Register Field Descriptions 119 Changed the LPSAM_IDLE[3:0] bit description in the LPSAM_IDLE Register Field Descriptions 119 Changed the description in the LPSAM_IDLE Register Field Descriptions for consistency of time between formula and clock accuracy reference. 119 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 Clarified the use of CAN_PWD command in the CANWU_L bit field of the DEV_STAT Register. 119 Changed the description in the Charge Pump application section for clarity of device operation. 178 Changed the Layout Guidelines section to add clarity to layout recommendations. 180	•	clarification when the application uses low-power SAM modes the impact of mixing output voltage levels
 Changed the LPSAM_IDLE[3:0] bit description in the LPSAM_IDLE Register Field Descriptions	•	LPSAM_PERIOD register description
 Changed the description in the LPSAM_IDLE Register Field Descriptions for consistency of time between formula and clock accuracy reference	•	
formula and clock accuracy reference. 119 • Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register 119 • Clarified the use of CAN_PWD command in the CANWU_L bit field of the DEV_STAT Register. 119 • Changed the description in the Charge Pump application section for clarity of device operation. 178 • Changed the Layout Guidelines section to add clarity to layout recommendations. 180 • Changed the guidelines the Layout section for clarity. 180	•	
 Changed the LPSAM_SAMPLE bit description in the LPSAM_SAMPLE Register	•	
 Clarified the use of CAN_PWD command in the CANWU_L bit field of the DEV_STAT Register		
 Changed the description in the <i>Charge Pump</i> application section for clarity of device operation		
 Changed the Layout Guidelines section to add clarity to layout recommendations		
Changed the guidelines the <i>Layout</i> section for clarity	•	
	•	
Updated the thermal pad electrical connection note in the <i>Layout</i> section to add clarity	•	Changed the guidelines the Layout section for clarity
	•	Updated the thermal pad electrical connection note in the <i>Layout</i> section to add clarity

The datasheet number will be changing.			
Device Family	Change From:	Change To:	
TPS653853-Q1	SLVSC02B	SLVSC02C	
The document is not available on the TI website. Please contact the TI Customer Quality Engineer (CQE) for a copy of the datasheet.			
Reason for Change:			

To accurately reflect device characteristics.

Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative): No anticipated impact. This is a specification change announcement only. There are no changes to the actual device. Changes to product identification resulting from this notification: None

None.					
Product Affected:					
O3853QDCARQ1	03853QDCATQ1				

For questions regarding this notice, e-mails can be sent to the contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
WW PCN Team	PCN ww admin team@list.ti.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<u>www.ti.com/legal/termsofsale.html</u>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.