## 12-bit to 24-bit multiplexed D-type latches; 3-state

Rev. 03 — 20 March 2006

**Product data sheet** 

## 1. General description

The 74ALVT16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing or demultiplexing of address and data information in microprocessor or bus-interface applications. This device is also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1 to A12, 1B1 to 1B12 and 2B1 to 2B12) are available for address or data transfer. The output enable inputs ( $\overline{OE1B}$ ,  $\overline{OE2B}$ , and  $\overline{OEA}$ ) control the bus transceiver functions.  $\overline{OE1B}$  and  $\overline{OE2B}$  also allow bank control in the A to B direction.

Address or data information can be stored using the internal storage latches. The latch enable inputs (LE1B, LE2B, LEA1B and LEA2B) are used to control data storage. When the latch enable input is HIGH, the latch is transparent. When the latch enable input goes LOW, the data present at the inputs is latched and remains latched until the latch enable input is returned HIGH.

To ensure the high-impedance state during power-up or power-down, all output enable inputs should be tied to  $V_{CC}$  through a pull-up resistor. The minimum value of the resistor is determined by the current sinking capability of the driver.

The 74ALVT16260 is available in a SSOP56 and a TSSOP56 package.

### 2. Features

- 5 V I/O compatible
- Bus hold inputs eliminate the need for external pull-up resistors
- Live insertion and extraction permitted
- Power-up 3-state
- Power-up reset
- Output capability: +64 mA and –32 mA
- Distributed V<sub>CC</sub> and GND pin configuration minimizes high-speed switching noise
- Latch-up protection:
  - JESD78: exceeds 500 mA
- ESD protection:
  - MIL STD 883C, method 3015: exceeds 2000 V
  - Machine model: exceeds 200 V



12-bit to 24-bit multiplexed D-type latches; 3-state

## 3. Quick reference data

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{\rm CC} = 2.5$	5 V						
I <sub>CC</sub>	quiescent supply current	$V_{CC} = 2.7 \text{ V};$ $V_I = GND \text{ or } V_{CC};$ $I_O = 0 \text{ A};$ outputs disabled	<u>[1]</u>	-	40	-	μA
t <sub>PLH</sub>	LOW-to-HIGH propagation delay An to xBn; xBn to An	C <sub>L</sub> = 50 pF		-	2.8	-	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay An to xBn; xBn to An	C <sub>L</sub> = 50 pF		-	2.7	-	ns
Ci	input capacitance (control pins)	$V_I = 0 V \text{ or } V_{CC}$			4	-	pF
C <sub>io</sub>	input/output capacitance (I/O pins)	$V_{I/O} = 0 V \text{ or } 5.0 V$			9	-	pF
V <sub>CC</sub> = 3.3	3 V						
I <sub>CC</sub>	quiescent supply current	$\label{eq:V_C} \begin{array}{l} V_{CC} = 3.6 \text{ V}; \\ V_{I} = GND \text{ or } V_{CC}; \\ I_{O} = 0 \text{ A}; \\ \text{outputs disabled} \end{array}$	[1]	-	60	-	μΑ
t <sub>PLH</sub>	LOW-to-HIGH propagation delay An to xBn; xBn to An	C <sub>L</sub> = 50 pF		-	2.2	-	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay An to xBn; xBn to An	C <sub>L</sub> = 50 pF		-	2.0	-	ns
Ci	input capacitance (control pins)	$V_I = 0 V \text{ or } V_{CC}$			4	-	pF
C <sub>io</sub>	input/output capacitance (I/O pins)	$V_{I/O} = 0 V \text{ or } 5.0 V$			9	-	pF

[1]  $I_{CC}$  is measured with outputs pulled up to  $V_{CC}$  or pulled down to ground.

# 4. Ordering information

#### Table 2.Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
74ALVT16260DL	–40 °C to +85 °C	SSOP56	plastic shrink small outline package; 56 leads; body width 7.5 mm	SOT371-1				
74ALVT16260DGG	–40 °C to +85 °C	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1				

12-bit to 24-bit multiplexed D-type latches; 3-state

# 5. Functional diagram



12-bit to 24-bit multiplexed D-type latches; 3-state

## 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

Table 3.	Pin description	
Symbol	Pin	Description
OEA	1	output A enable input (active LOW)
LE1B	2	latch 1B to A enable input
2B3	3	2 data input/output B3
GND	4	ground (0 V)
2B2	5	2 data input/output B2
2B1	6	2 data input/output B1
V <sub>CC</sub>	7	supply voltage
A1	8	data input/output A1

### 12-bit to 24-bit multiplexed D-type latches; 3-state

Table 3.	Pin description	.continued
Symbol	Pin	Description
A2	9	data input/output A2
A3	10	data input/output A3
GND	11	ground (0 V)
A4	12	data input/output A4
A5	13	data input/output A5
A6	14	data input/output A6
A7	15	data input/output A7
A8	16	data input/output A8
A9	17	data input/output A9
GND	18	ground (0 V)
A10	19	data input/output A10
A11	20	data input/output A11
A12	21	data input/output A12
V <sub>CC</sub>	22	supply voltage
1B1	23	1 data input/output B1
1B2	24	1 data input/output B2
GND	25	ground (0 V)
1B3	26	1 data input/output B3
LE2B	27	latch 2B to A enable input
SEL	28	select B1 or B2 input
OE1B	29	output 1B enable input (active LOW)
LEA1B	30	latch A to 1B enable input
1B4	31	data input/output B4
GND	32	ground (0 V)
1B5	33	1 data input/output B5
1B6	34	1 data input/output B6
V <sub>CC</sub>	35	supply voltage
1B7	36	1 data input/output B7
1B8	37	1 data input/output B8
1B9	38	1 data input/output B9
GND	39	ground (0 V)
1B10	40	1 data input/output B10
1B11	41	1 data input/output B11
1B12	42	1 data input/output B12
2B12	43	2 data input/output B12
2B11	44	2 data input/output B11
2B10	45	2 data input/output B10
GND	46	ground (0 V)
2B9	47	2 data input/output B9
2B8	48	2 data input/output B8
2B7	49	2 data input/output B7

### 12-bit to 24-bit multiplexed D-type latches; 3-state

Table 3.	Pin description	Pin descriptioncontinued		
Symbol	Pin	Description		
V <sub>CC</sub>	50	supply voltage		
2B6	51	2 data input/output B6		
2B5	52	2 data input/output B5		
GND	53	ground (0 V)		
2B4	54	2 data input/output B4		
LEA2B	55	latch A to 2B enable input		
OE2B	56	output 2B enable input (active LOW)		

# 7. Functional description

### 7.1 Function table

#### Table 4. Function table of input B to output A; $\overline{OE1B} = H$ and $\overline{OE2B} = H [1]$

Control				Input		Output
OEA	SEL	LE1B	LE2B	1Bn	2Bn	An
L	Н	Н	Х	Н	Х	Н
				L	Х	L
		L	Х	Х	Х	An
	L	Х	Н	Х	Н	Н
				Х	L	L
		Х	L	Х	Х	An
Н	Х	Х	Х	Х	Х	Z

[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care;

Z = high-impedance OFF-state;

An = HIGH or LOW voltage level one setup time prior to the HIGH-to-LOW LExB transition.

#### Table 5. Function table of input A to output B; $\overline{OEA} = H [1]$

Control				Input		
OE1B	OE2B	LEA1B	LEA2B	An	1Bn	2Bn
L	L	Н	Н	н	Н	Н
		Н	Н	L	L	L
		Н	L	L	L	2Bn
		Н	L	Н	Н	2Bn
		L	Н	Н	1Bn	Н
		L	Н	L	1Bn	L
		L	L	Х	1Bn	2Bn
L	L	Х	Х	Х	active	active
	Н	Х	Х	Х	active	Z
Н	L	Х	Х	Х	Z	active
	Н	Х	Х	Х	Z	Z

### 12-bit to 24-bit multiplexed D-type latches; 3-state

[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care;

Z = high-impedance OFF-state;

1Bn = HIGH or LOW voltage level one setup time prior to the HIGH-to-LOW LEA2B transition; 2Bn = HIGH or LOW voltage level one setup time prior to the HIGH-to-LOW LEA1B transition; active = HIGH or LOW voltage level.

## 8. Limiting values

#### Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+4.6	V
VI	input voltage		<u>[1]</u> –0.5	+7.0	V
Vo	output voltage	output in OFF-state or HIGH-state	<u>[1]</u> –0.5	+7.0	V
I <sub>IK</sub>	input clamping current	V <sub>1</sub> < 0 V	-	-50	mA
Ι <sub>ΟΚ</sub>	output clamping current	V <sub>O</sub> < 0 V	-	-50	mA
lo	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-	-64	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature		[2] _	150	°C

[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

# 9. Recommended operating conditions

#### Table 7. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{\rm CC} = 2.5$	5 V					
V <sub>CC</sub>	supply voltage		2.3	-	2.7	V
VI	input voltage		0	-	5.5	V
V <sub>IH</sub>	HIGH-state input voltage		1.7	-	-	V
V <sub>IL</sub>	LOW-state input voltage		-	-	0.7	V
I <sub>OH</sub>	HIGH-state output current		-	-	-8	mA
I <sub>OL</sub>	LOW-state output current	none	-	-	8	mA
		current duty cycle $\leq$ 50 %; f $\geq$ 1 kHz	-	-	24	mA
$\Delta t / \Delta V$	input transition rise and fall rate	outputs enabled	-	-	10	ns/V
T <sub>amb</sub>	ambient temperature		-40	-	+85	°C
$V_{\rm CC} = 3.3$	3 V					
V <sub>CC</sub>	supply voltage		3.0	-	3.6	V

### 12-bit to 24-bit multiplexed D-type latches; 3-state

	Recommended operating co					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VI	input voltage		0	-	5.5	V
V <sub>IH</sub>	HIGH-state input voltage		2.0	-	-	V
V <sub>IL</sub>	LOW-state input voltage		-	-	0.8	V
I <sub>OH</sub>	HIGH-state output current		-	-	-32	mA
I <sub>OL</sub>	LOW-state output current	none	-	-	32	mA
		current duty cycle $\leq$ 50 %; f $\geq$ 1 kHz	-	-	64	mA
$\Delta t / \Delta V$	input transition rise and fall rate	outputs enabled	-	-	10	ns/V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+85	°C

### Table 7. Recommended operating conditions ...continued

## **10. Static characteristics**

#### Table 8. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  $T_{amb} = -40 \degree C$  to +85  $\degree C$ .

Parameter	Conditions		Min	Тур	Max	Unit			
5 V ± 0.2 V <u>[1]</u>									
input clamping voltage	$V_{CC}$ = 2.3 V; I <sub>IK</sub> = -18 mA		-	-0.85	-1.2	V			
HIGH-state output voltage	$V_{CC}$ = 2.3 V to 3.6 V; $I_{OH}$ = $-100~\mu A$		$V_{CC}-0.2$	$V_{CC}$	-	V			
	$V_{CC}$ = 2.3 V; $I_{OH}$ = -8 mA		1.8	2.1	-	V			
LOW-state output voltage	$V_{CC}$ = 2.3 V; $I_{OL}$ = 100 $\mu$ A		-	0.07	0.2	V			
	$V_{CC} = 2.3 \text{ V}; I_{OL} = 24 \text{ mA}$		-	0.3	0.5	V			
power-up LOW-state output voltage	$V_{CC}$ = 2.7 V; $I_O$ = 1 mA; $V_I$ = $V_{CC}$ or GND	[2]	-	-	0.55	V			
input leakage current									
control pins	$V_{CC}$ = 2.7 V; $V_I$ = $V_{CC}$ or GND		-	0.1	±1	μΑ			
	$V_{CC} = 0 \text{ V or } 2.7 \text{ V}; \text{ V}_{I} = 5.5 \text{ V}$		-	0.1	10	μA			
I/O data pins	$V_{CC} = 2.7 \text{ V}; \text{ V}_{I} = V_{CC}$	[3]	-	0.1	1	μA			
	$V_{CC} = 2.7 \text{ V}; \text{ V}_{I} = 0 \text{ V}$	[3]	-	+0.1	-5	μA			
	$V_{CC} = 0 \text{ V or } 2.7 \text{ V}; \text{ V}_{I} = 5.5 \text{ V}$		-	0.1	20	μΑ			
power-off leakage current	$V_{CC}$ = 0 V; V <sub>I</sub> or V <sub>O</sub> = 0 V to 4.5 V		-	0.1	±100	μA			
bus hold current data input	$V_{CC} = 2.3 \text{ V}; \text{ V}_{I} = 0.7 \text{ V}$	[4]	-	90	-	μA			
	$V_{CC} = 2.3 \text{ V}; \text{ V}_{I} = 1.7 \text{ V}$	[4]	-	-10	-	μΑ			
external current into output	output in HIGH-state when V <sub>O</sub> > V <sub>CC</sub> ; V <sub>O</sub> = 5.5 V; V <sub>CC</sub> = 2.3 V		-	10	125	μA			
power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; \overline{\text{OEx}} = \text{don't care}$	<u>[5]</u>	-	1	100	μA			
quiescent supply current	$V_{CC}$ = 2.7 V; $V_{I}$ = GND or $V_{CC};I_{O}$ = 0 A								
	outputs HIGH-state		-	0.04	0.1	mA			
	outputs LOW-state		-	2.7	4.5	mA			
	outputs disabled	[6]	-	0.04	0.1	mA			
	5 V ± 0.2 V[1]         input clamping voltage         HIGH-state output voltage         LOW-state output voltage         power-up LOW-state output voltage         input leakage current         control pins         I/O data pins         power-off leakage current         bus hold current data input         external current into output         power-up/power-down output	$ \begin{array}{c} V \pm 0.2 \ V^{[1]} \\ \mbox{input clamping voltage} & V_{CC} = 2.3 \ V; \ I_{IK} = -18 \ mA \\ \\ \mbox{HIGH-state output voltage} & V_{CC} = 2.3 \ V \ to 3.6 \ V; \ I_{OH} = -100 \ \mu A \\ \\ \mbox{V}_{CC} = 2.3 \ V; \ I_{OH} = -8 \ mA \\ \\ \mbox{LOW-state output voltage} & $V_{CC} = 2.3 \ V; \ I_{OL} = 100 \ \mu A \\ \\ \mbox{V}_{CC} = 2.3 \ V; \ I_{OL} = 100 \ \mu A \\ \\ \mbox{V}_{CC} = 2.3 \ V; \ I_{OL} = 24 \ mA \\ \\ \mbox{power-up LOW-state output} & $V_{CC} = 2.7 \ V; \ I_{O} = 1 \ mA; \ V_{I} = V_{CC} \ or \\ \\ \mbox{ontage} & $OND^{I} \\ \\ \\ \mbox{input leakage current} \\ \\ \mbox{control pins} & $V_{CC} = 2.7 \ V; \ V_{I} = V_{CC} \ or \ GND \\ \\ \\ \mbox{V}_{CC} = 0 \ V \ or 2.7 \ V; \ V_{I} = 5.5 \ V \\ \\ \mbox{V}_{CC} = 0 \ V \ or 2.7 \ V; \ V_{I} = 5.5 \ V \\ \\ \mbox{V}_{CC} = 0 \ V \ or 2.7 \ V; \ V_{I} = 5.5 \ V \\ \\ \mbox{V}_{CC} = 0 \ V \ or 2.7 \ V; \ V_{I} = 5.5 \ V \\ \\ \mbox{V}_{CC} = 0 \ V \ or 2.7 \ V; \ V_{I} = 5.5 \ V \\ \\ \mbox{Power-off leakage current} & $V_{CC} = 0 \ V \ or 2.7 \ V; \ V_{I} = 5.5 \ V \\ \\ \mbox{V}_{CC} = 0 \ V \ or 2.7 \ V; \ V_{I} = 5.5 \ V \\ \\ \mbox{Power-off leakage current} & $V_{CC} = 0 \ V; \ V_{I} = 0 \ V \\ \ V_{CC} = 2.3 \ V; \ V_{I} = 0 \ V \\ \\ \mbox{V}_{CC} = 2.3 \ V; \ V_{I} = 0.7 \ V \\ \\ \mbox{V}_{CC} = 2.3 \ V; \ V_{I} = 0.7 \ V \\ \\ \mbox{V}_{CC} = 2.3 \ V; \ V_{I} = 0.7 \ V \\ \\ \mbox{V}_{CC} = 2.3 \ V; \ V_{I} = 0.7 \ V \\ \\ \mbox{V}_{OC} = 5.5 \ V; \ V_{CC} = 2.3 \ V \\ \\ \mbox{Power-up/power-down output} & $V_{CC} \leq 1.2 \ V; \ V_{O} = 0.5 \ V \ V_{CC}; \\ \hline \mbox{V}_{CC} = 2.7 \ V; \ V_{I} = GND \ Or \ V_{CC}; \\ \\ \mbox{V}_{CC} = 2.3 \ V; \ V_{I} = OND \ Or \ V_{CC}; \\ \mbox{V}_{OC} = 2.3 \ V; \ V_{I} = 0.7 \ V_{CC}; \\ \\ \m$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V ± 0.2 V[1]         -0.85         -1.2           Input clamping voltage         V <sub>CC</sub> = 2.3 V; l <sub>1</sub> K = -18 mA         -         -0.85         -1.2           HIGH-state output voltage         V <sub>CC</sub> = 2.3 V; to 3.6 V; l <sub>OH</sub> = -100 µA         V <sub>CC</sub> - 0.2         V <sub>CC</sub> -           LOW-state output voltage         V <sub>CC</sub> = 2.3 V; lo <sub>L</sub> = 100 µA         -         0.07         0.2           power-up LOW-state output voltage         V <sub>CC</sub> = 2.3 V; lo <sub>L</sub> = 100 µA         -         0.3         0.5           power-up LOW-state output voltage         V <sub>CC</sub> = 2.7 V; l <sub>0</sub> = 1 mA; V <sub>1</sub> = V <sub>CC</sub> or GND         -         0.1         ±1           control pins         V <sub>CC</sub> = 2.7 V; V <sub>1</sub> = V <sub>CC</sub> or GND         -         0.1         ±1           V <sub>CC</sub> = 0 V or 2.7 V; V <sub>1</sub> = 5.5 V         -         0.1         10           I/O data pins         V <sub>CC</sub> = 0.2; V; V <sub>1</sub> = 0.V         3         -         0.1         10           v <sub>CC</sub> = 0 V or 2.7 V; V <sub>1</sub> = 5.5 V         -         0.1         100         10         120           power-off leakage current         V <sub>CC</sub> = 0.2; V; V <sub>1</sub> = 0.7 V         1         -         -         0.1         1100           bus hold current data input         V <sub>CC</sub> = 0.3; V; V <sub>1</sub> = 0.7 V         1         -         0         -         -			

#### 12-bit to 24-bit multiplexed D-type latches; 3-state

### Table 8. Static characteristics ... continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

 $T_{amb} = -40 \circ C$  to +85  $\circ C$ .

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
$\Delta I_{CC}$	additional quiescent supply current	per input pin; V <sub>CC</sub> = 2.3 V to 2.7 V; one input at V <sub>CC</sub> – 0.6 V, other inputs at V <sub>CC</sub> or GND	[7]	-	0.04	0.4	mA
Ci	input capacitance (control pins)	$V_{I} = 0 V \text{ or } V_{CC}$		-	4	-	pF
C <sub>io</sub>	input/output capacitance (I/O pins)	$V_{I/O} = 0 V \text{ or } 5.0 V$		-	9	-	pF
V <sub>CC</sub> = 3.3	3 V ± 0.3 V[8]						
V <sub>IK</sub>	input clamping voltage	$V_{CC} = 3.0 \text{ V}; \text{ I}_{IK} = -18 \text{ mA}$		-	-0.85	-1.2	V
V <sub>OH</sub>	HIGH-state output voltage	$V_{CC}$ = 3.0 V to 3.6 V; $I_{OH}$ = $-100 \ \mu A$		$V_{CC}-0.2$	$V_{CC}$	-	V
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OH} = -32 \text{ mA}$		2.0	2.3	-	V
V <sub>OL</sub>	LOW-state output voltage	$V_{CC} = 3.0 \text{ V}; \text{ I}_{OL} = 100 \mu\text{A}$	[3]	-	0.07	0.2	V
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OL} = 16 \text{ mA}$	[3]	-	0.25	0.4	V
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OL} = 32 \text{ mA}$	[3]	-	0.3	0.5	V
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OL} = 64 \text{ mA}$	[3]	-	0.4	0.55	V
V <sub>RST</sub>	power-up LOW-state output voltage	$V_{CC}$ = 3.6 V; $I_O$ = 1 mA; $V_I$ = $V_{CC}$ or GND	[2]	-	-	0.55	V
ILI	input leakage current						
	control pins	$V_{CC}$ = 3.6 V; $V_{I}$ = $V_{CC}$ or GND		-	0.1	±1	μΑ
		$V_{CC} = 0 \text{ V or } 3.6 \text{ V}; \text{ V}_{I} = 5.5 \text{ V}$		-	0.1	10	μΑ
	I/O data pins	$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = V_{CC}$	[3]	-	0.1	1	μΑ
		$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = 0 \text{ V}$	[3]	-	+0.1	-5	μΑ
		$V_{CC} = 0 \text{ V or } 3.6 \text{ V}; \text{ V}_{I} = 5.5 \text{ V}$		-	0.1	20	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0$ V; $V_{I}$ or $V_{O} = 0$ V to 4.5 V		-	0.1	±100	μΑ
I <sub>HOLD</sub>	bus hold current data input	$V_{CC} = 3 \text{ V}; \text{ V}_{I} = 0.8 \text{ V}$	<u>[4]</u>	75	130	-	μΑ
		$V_{CC} = 3 \text{ V}; \text{ V}_{I} = 2.0 \text{ V}$	[4]	-75	-140	-	μΑ
		$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = 0 \text{ V} \text{ to } 3.6 \text{ V}$	<u>[4]</u>	±500	-	-	μΑ
$I_{EX}$	external current into output	output in HIGH-state when $V_O > V_{CC}$ ; $V_O = 5.5 V$ ; $V_{CC} = 3.0 V$		-	10	125	μA
I <sub>O(pu/pd)</sub>	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V} \text{ to } V_{CC};$ $V_I = \text{GND or } V_{CC}; \overline{\text{OEx}} = \text{don't care}$	<u>[9]</u>	-	1	±100	μΑ
I <sub>CC</sub>	quiescent supply current	$V_{CC}$ = 3.6 V; $V_{I}$ = GND or $V_{CC}$ ; $I_{O}$ = 0 A					
		outputs HIGH-state		-	0.04	0.1	mA
		outputs LOW-state		-	3.7	6	mA
		outputs disabled	[6]	-	0.06	0.1	mA
ΔI <sub>CC</sub>	additional quiescent supply current	per input pin; $V_{CC}$ = 3 V to 3.6 V; one input at $V_{CC}$ – 0.6 V, other inputs at $V_{CC}$ or GND	[7]	-	0.04	0.4	mA
Ci	input capacitance (control pins)	$V_I = 0 V \text{ or } V_{CC}$		-	4	-	pF
C <sub>io</sub>	input/output capacitance (I/O pins)	V <sub>I/O</sub> = 0 V or 5.0 V		-	9	-	pF

[1] Typical values are measured at V\_{CC} = 2.5 V and T\_{amb} = 25 °C.

[2] For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

#### 12-bit to 24-bit multiplexed D-type latches; 3-state

- [3] Unused pins at V<sub>CC</sub> or GND.
- [4] This is the bus hold overdrive current required to force the input to the opposite logic state.
- [5] This parameter is valid for any V<sub>CC</sub> between 0 V and 1.2 V with a transition time of up to 10 ms. From V<sub>CC</sub> = 1.2 V to V<sub>CC</sub> = 2.5 V  $\pm$  0.2 V a transition time of 100  $\mu$ s is permitted. This parameter is valid for T<sub>amb</sub> = 25 °C only.
- [6]  $I_{CC}$  is measured with outputs pulled up to  $V_{CC}$  or pulled down to ground.
- [7] This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND.
- [8] All typical values are measured at V\_{CC} = 3.3 V and T\_{amb} = 25 °C.
- [9] This parameter is valid for any V<sub>CC</sub> between 0 V and 1.2 V with a transition time of up to 10 ms. From V<sub>CC</sub> = 1.2 V to V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V a transition time of 100  $\mu$ s is permitted. This parameter is valid for T<sub>amb</sub> = 25 °C only.

## **11. Dynamic characteristics**

#### Table 9. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6;

 $T_{amb} = -40 \circ C$  to +85  $\circ C$ 

anno						
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>CC</sub> = 2.5	5 V $\pm$ 0.2 V					
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	see Figure 3				
	An to xBn; xBn to An		0.8	2.8	5.2	ns
	LExB to An; LEAxB to xBn		1.1	3.1	5.6	ns
	SEL(1Bn) to An		1.2	2.9	4.8	ns
	SEL(2Bn) to An		1.6	3.1	5.2	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	see Figure 3				
	An to xBn; xBn to An		1.1	2.7	4.9	ns
	LExB to An; LEAxB to xBn		0.9	2.8	5.3	ns
	SEL(1Bn) to An		1.1	2.4	4.5	ns
	SEL(2Bn) to An		1.2	2.7	4.6	ns
t <sub>PZH</sub>	output enable time to HIGH-state	see <u>Figure 4</u>				
	$\overline{OEA}$ to An; $\overline{OE1B}$ to 1Bn; $\overline{OE2B}$ to 2Bn		1.8	3.5	5.5	ns
t <sub>PZL</sub>	output enable time to LOW-state	see Figure 4				
	$\overline{OEA}$ to An; $\overline{OE1B}$ to 1Bn; $\overline{OE2B}$ to 2Bn		1.3	2.8	4.6	ns
t <sub>PHZ</sub>	output disable time from HIGH-state	see Figure 4				
	$\overline{OEA}$ to An; $\overline{OE1B}$ to 1Bn; $\overline{OE2B}$ to 2Bn		1.8	2.8	4.6	ns
t <sub>PLZ</sub>	output disable time from LOW-state	see Figure 4				
	$\overline{OEA}$ to An; $\overline{OE1B}$ to 1Bn; $\overline{OE2B}$ to 2Bn		1.0	2.2	3.4	ns
t <sub>su</sub>	setup time	see <u>Figure 5</u>				
	An to LEAxB; xBn to LExB		1.0	-	-	ns
t <sub>h</sub>	hold time	see <u>Figure 5</u>				
	LEAxB to An; LExB to xBn		1.0	-	-	ns
t <sub>W</sub>	pulse width	see <u>Figure 5</u>				
	LExB HIGH; LEAxB HIGH		3.3	-	-	ns

12-bit to 24-bit multiplexed D-type latches; 3-state

#### Table 9. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6;  $T_{amb} = -40 \degree C$  to +85  $\degree C$ 

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
$V_{\rm CC} = 3.3$	$3 \text{ V} \pm 0.3 \text{ V}$					
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	see Figure 3				
	An to xBn; xBn to An		0.7	2.2	3.6	ns
	LExB to An; LEAxB to xBn		1.0	2.4	4.1	ns
	SEL(1Bn) to An		1.0	2.2	3.4	ns
	SEL(2Bn) to An		0.9	2.3	3.8	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	see Figure 3				
	An to xBn; xBn to An		0.7	2.0	3.4	ns
	LExB to An; LEAxB to xBn		1.1	2.3	3.9	ns
	SEL(1Bn) to An		1.0	2.0	3.3	ns
	SEL(2Bn) to An		1.6	2.1	3.4	ns
t <sub>PZH</sub>	output enable time to HIGH-state	see Figure 4				
	$\overline{OEA}$ to An; $\overline{OE1B}$ to 1Bn; $\overline{OE2B}$ to 2Bn		1.1	2.7	4.1	ns
t <sub>PZL</sub>	output enable time to LOW-state	see Figure 4				
	$\overline{OEA}$ to An; $\overline{OE1B}$ to 1Bn; $\overline{OE2B}$ to 2Bn		1.1	2.1	3.2	ns
t <sub>PHZ</sub>	output disable time from HIGH-state	see Figure 4				
	$\overline{OEA}$ to An; $\overline{OE1B}$ to 1Bn; $\overline{OE2B}$ to 2Bn		2.4	3.4	4.8	ns
t <sub>PLZ</sub>	output disable time from LOW-state	see Figure 4				
	$\overline{OEA}$ to An; $\overline{OE1B}$ to 1Bn; $\overline{OE2B}$ to 2Bn		2.0	3.0	4.0	ns
t <sub>su</sub>	setup time	see Figure 5				
	An to LEAxB; xBn to LExB		1	-	-	ns
t <sub>h</sub>	hold time	see Figure 5				
	LEAxB to An; LExB to xBn		1	-	-	ns
t <sub>W</sub>	pulse width	see Figure 5				
	LExB HIGH; LEAxB HIGH		3.3	-	-	ns

12-bit to 24-bit multiplexed D-type latches; 3-state

## 12. Waveforms





#### Table 10.Measurement points

Input	Output		
V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>
1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> – 0.3 V

### **Philips Semiconductors**

# 74ALVT16260

### 12-bit to 24-bit multiplexed D-type latches; 3-state





#### Table 11. Test data

Input		Load		V <sub>EXT</sub>			
VI	f <sub>i</sub>	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>
3.0 V	$\leq$ 10 MHz	≤ 2.5 ns	50 pF	500 Ω	7 V	open	GND

### **Philips Semiconductors**

# 74ALVT16260

12-bit to 24-bit multiplexed D-type latches; 3-state

## 13. Package outline



#### Fig 7. Package outline SOT371-1 (SSOP56)

12-bit to 24-bit multiplexed D-type latches; 3-state



#### Fig 8. Package outline SOT364-1 (TSSOP56)

12-bit to 24-bit multiplexed D-type latches; 3-state

# 14. Abbreviations

Table 12.	Abbreviations		
Acronym	Description		
ESD	ElectroStatic Discharge		
DUT	Device Under Test		

# **15. Revision history**

#### Table 13.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
74ALVT16260_3	20060320	Product data sheet	-	74ALVT16260_2 (9397 750 03337)			
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors.</li> </ul>						
	<ul> <li>Section 2 "Features": modified 'JEDEC Std JESD-17' into 'JESD78'.</li> </ul>						
	<ul> <li>Table 9 "Dyna</li> </ul>	amic characteristics": change	d various values.				
74ALVT16260_2 (9397 750 03337)	19980130	Product specification	-	74ALVT16260_1			
74ALVT16260_1	-	-	-	-			

12-bit to 24-bit multiplexed D-type latches; 3-state

## **16. Legal information**

### 16.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.semiconductors.philips.com">http://www.semiconductors.philips.com</a>.

### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Philips Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Philips Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, Philips Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — Philips Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — Philips Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a Philips Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Philips Semiconductors accepts no liability for inclusion and/or use of Philips Semiconductors products in such equipment or applications and therefore such inclusion and/or use is for the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Philips Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.semiconductors.philips.com/profile/terms">http://www.semiconductors.philips.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Philips Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## **17. Contact information**

For additional information, please visit: http://www.semiconductors.philips.com

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

### **Philips Semiconductors**

# 74ALVT16260

12-bit to 24-bit multiplexed D-type latches; 3-state

### **18. Contents**

1	General description 1
2	Features 1
3	Quick reference data 2
4	Ordering information 2
5	Functional diagram 3
6	Pinning information 4
6.1	Pinning 4
6.2	Pin description 4
7	Functional description 6
7.1	Function table 6
8	Limiting values 7
9	Recommended operating conditions 7
10	Static characteristics 8
11	Dynamic characteristics 10
12	Waveforms 12
13	Package outline 14
14	Abbreviations 16
15	Revision history 16
16	Legal information 17
16.1	Data sheet status 17
16.2	Definitions 17
16.3	Disclaimers
16.4	Trademarks 17
17	Contact information 17
18	Contents



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Koninklijke Philips Electronics N.V. 2006. All rights reserved.

For more information, please visit: http://www.semiconductors.philips.com. For sales office addresses, email to: sales.addresses@www.semiconductors.philips.com.

Date of release: 20 March 2006 Document identifier: 74ALVT16260\_3