



Evaluation board

About this document

Scope and purpose

The purpose of this user guide is to facilitate the "plug and play" of AUIR3241S/AUIR3242S back-to-back board for all users. The goal of this board is to replace a mechanical relay in the 40 A to 60 A range.

For the sake of simplicity this document is valid for both AUIR3241S back-to-back board and AUIR3242S back-to-back board.

The difference between AUIR3241S and AUIR3242 *V*_{IN} pin logic is:

AUIR3241S ON $\rightarrow V_{\text{IN}}$ = high AUIR3242S ON $\rightarrow V_{\text{IN}}$ = low

Intended audience

This document is intended for qualified electronic engineers who need a high side N-channel MOSFET gate driver for 12 V or 24 V power distribution system.

Table of contents

| Abou | t this document | 1 |
|-------|------------------------------------|----|
| Table | e of contents | 1 |
| 1 | Overview | 2 |
| 2 | Connecting and operating the board | 3 |
| 3 | Switching behaviour | |
| 4 | Thermal behaviour | |
| 5 | Electrical schematic | 6 |
| 5.1 | Electrical diagram | .6 |
| 5.2 | Bill of materials | .8 |
| 6 | PCB details | 9 |
| 7 | List of references | 11 |
| Revis | ion history | 12 |



1 Overview

AUIR3241S/AUIR3242S board back-to-back is a semiconductor-based solution of a fail-safe/fail operational power switch for 12 V or 24 V automotive applications.



Figure 1 Top and bottom view of AUIR3242S board B2B

AUIR3241S has a high-level active input which supports direct drive from the battery while the AUIR3242S makes relay replacement very easy.

AUIR3241S/AUIR3242S board has a back-to-back, N-channel MOSFET common source structure and allows replacement of any mechanical relay by cutting the current flow in both directions. Additionally, the back-to-back structure blocks current in case of reverse battery.

The MOSFETs are protected against linear mode by UVLO (Undervoltage lock-out) feature, integrated in the driver. See driver datasheet for more information on the feature [1].

Table 1Infineon parts used

| Туре | Reference | PCS | Comment |
|-------------------|------------------|-----|--|
| Driver | AUIR3241S | 1 | Full analog driver, AUIR3241S board only |
| Driver | AUIR3242S | 1 | Full analog driver, AUIR3242S board only |
| MOSFET Trench 40V | IAUC120N04S6N006 | 4 | Also exists in higher ohmic versions |

Table 2Order information

| Туре | Reference | OPN |
|------------------|---------------------|------------------------|
| Evaluation board | AUIR3241S board B2B | AUIR3241SBOARDB2BTOB01 |
| Evaluation board | AUIR3242S board B2B | AUIR3242SBOARDB2BTOB01 |



Connecting and operating the board

Evaluation board

2 Connecting and operating the board

This chapter describes how to connect the board and gives a non-exhaustive list of actions to avoid in order to keep AUIR3241S/AUIR3242S and the board operational.

The board is designed for 60 A continuous, 90 A for one-minute operation.

Note: It is important to always connect TP - GND to the battery or power supply negative/ground terminal.



Figure 2 Power connection diagram

Please avoid the following:

- Short between C_{OUT} and GND as this will lead to driver destruction—Short V_{OUT} to V_{CC} to try UVLO feature
- Do not connect two batteries/power sources together as there is no protection implemented



Figure 3 Voltage range



3 Switching behaviour

Note:

Values shown in this chapter are measured under lab conditions and will vary for different cooling conditions and setups, and samples used.

The following oscilloscope diagram shows a normal turn-on with AUIR3241S board B2B. A simple, resistive, 4.7 Ω - load is used under V_{BAT} = 14 V.

- V_{IN} (yellow) is the control, turn-on signal provided here by a waveform generator
- V_{RS} (purple) signals shows the RS pin voltage. The spikes reflect the activation from the boost converter, which activates to keep the C_{OUT} voltage to the $V_{OUT(th)}$ when the charges are transferred from C_{OUT} to the MOSFET for the turn-on
- V_{GS} shows the MOSFET Q5 gate to source voltage using Q5 test point
- *I*_{OUT} is the load current



Figure 4 Waveforms from OFF to ON mode [Yellow VIN; Blue VGS(AUIR32415); Purple VRS; Green /OUT]



Thermal behaviour

4 Thermal behaviour

Thermal evaluation has been performed using an active (or electronic) load set at 60 A, with a voltage battery at 14 V for 1 hour. (Power dissipation of 840 W). In the figure below, the temperatures of each block of MOSFETs (Couple MOS1, Couple MOS2), the temperature of the gate driver AUIR3241S, the FW-diode and the maximum temperature of the whole board are plotted.



Figure 5 Thermal camera picture after 1 hour at 14 V and 60 A



Figure 6 Temperature profile after 1 hour test

Evaluation board

Electrical schematic



5 Electrical schematic

5.1 Electrical diagram



Figure 7 Driver side, valid for both AUIR3241S board B2B and AUIR3242S board B2B

Evaluation board

SOURCE read

Q11

20-313143



Power side, valid for both AUIR3241S board B2B and AUIR3242S board B2B Figure 8

GND

Rp

AUIR3241S/AUIR3242S board B2B Evaluation board



Electrical schematic

5.2 Bill of materials

Table 3Bill of material

| Designator | Description | Value / Reference | Quantity |
|---|--------------------|--|----------|
| A, B, C, G5, GATE, GND, IN, input, OUT, SOURCE, VCC, VRS | Test point | 20-313143 | 14 |
| Cin | Capacitor | N.C. | 1 |
| Cout | Capacitor | 1μF | 1 |
| Сvсс | Capacitor | 100nF | 1 |
| D11 | Diode | BAT54C-G3-08 | 1 |
| IC1 | Integrated Circuit | AUIR324 <mark>1</mark> STR or AUIR324 <mark>2</mark> STR | 1 |
| L1 | Inductor (TDK) | CLF5030NIT-221M-D | 1 |
| Q1, Q2, Q3, Q4, Q5, Q6 | MOSFET (N-Channel) | IAUC120N04S6N006 | 6 |
| Q11 | Transistor | 2N7002 | 1 |
| R1, R2, R3, R4, R5, R6, Rg, Rp | Resistor | 1k | 8 |
| R7 | Resistor | 470 | 1 |
| R8 | Resistor | 100 | 1 |
| Rin | Resistor | 4.7k | 1 |
| RS | Resistor | ERJP6WF10R0V | 1 |
| Z1, Z2, Z3, Z4, Z5, Z6 | Zener Diode | MMSZ5246BT1G | 6 |



PCB details

6 PCB details

AUIR3241S/AUIR3242S board B2B PCB is a 4-layer, FR4 material board. Layer arrangements and layer details can be found in the figure below.



Figure 9 PCB layers

Vias were used to connect the two layers on the power side to allow better thermal flow and current sharing between layers. However, the number of vias is not optimized and can be reduced without reducing the board thermal performance.



Figure 10 Top layer (left) and 2nd layer (right)

Evaluation board

PCB details



Figure 11 3rd layer (left) and bottom layer (right)



Figure 12 Mechanical drawing of top assembly [mm]

İnfineon



List of references

7 List of references

- [1] Datasheet AUIR3241STR
- [2] Datasheet AUIR3242STR
- [3] <u>https://www.infineon.com/cms/en/product/power/gate-driver-ics/auir3241str/</u>
- [4] <u>https://www.infineon.com/cms/en/product/power/gate-driver-ics/auir3242str/</u>

infineon

Revision history

Revision history

| Document version | Date of release | Description of changes |
|---------------------|--------------------|---|
| A1 | November 30, 2015 | Initial document |
| A2 | December 10, 2015 | BOM modification |
| A3 | December 28, 2015 | Update digital diagnostic schematic |
| A4 | April 26, 2016 | Add measure and labels updated |
| 2.0 | August 24, 2020 | New board version: Mechanicals, BOM, layout updated |
| | | One user guide for AUIR3241S and AUIR3242S boards. |
| 2.1 | September 09, 2020 | Updated current capability and layer thickness |
| 2.2 | March 04, 2021 | Updated typo page 3: "P5&P6" becomes "P1&P6" |
| 3.0 | September 26, 2022 | New board revision : Mechanicals, BOM, layout updated |
| | | One user guide for AUIR3241S and AUIR3242S boards. |
| | | Added thermal behaviour. |

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-09-26 Published by Infineon Technologies AG 81726 München, Germany

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: erratum@infineon.com

Document reference Z8F80385892

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.