ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC06 September 1993



FEATURES

- Positive and negative edge triggered
- Retriggerable or non-retriggerable
- Programmable delay

minimum: 100 ns maximum: depends on input frequency and division ratio

- Divide-by range of 2 to 2²⁴
- Direct reset terminates output pulse
- Very low power consumption in triggered start mode
- 3 oscillator operating modes:
 - RC oscillator
 - Crystal oscillator
 - External oscillator
- Device is unaffected by variations in temperature and V_{CC} when using an external oscillator
- Automatic power-ON reset
- Schmitt trigger action on both trigger inputs
- Direct drive for a power transistor
- Low power consumption in active mode with respect to TTL type timers
- High precision due to digital timing
- Output capability: 20 mA
- I_{CC} category: MSI.

APPLICATIONS

- Motor control
- Attic fan timers
- Delay circuits
- Automotive applications
- Precision timing
- Domestic appliances.

GENERAL DESCRIPTION

The 74HC/HCT5555 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT5555 are precision programmable delay timers which consist of:

- 24-stage binary counter
- integrated oscillator (using external timing components)

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns.

SYMBOL	PARAMETER	CONDITIONS	יד	YP.	UNIT
t _{PHL} /t _{PLH}	propagation delay	C _L = 15 pF; V _{CC} = 5 V			
	A, \overline{B} to Q/Q	$V_{CC} = 5 V$	24	24	ns
	MR to Q/Q		19	20	ns
	RS to Q/Q		26	28	ns
CI	input capacitance		3.5	3.5	pF
C _{PD}	power dissipation capacitance per buffer	notes 1 and 2	23	36	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W):

$$P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} + \Sigma(C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$$

- f_i = input frequency in MHz
- $f_o = output frequency in MHz$
- $\Sigma(C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$
- C_L = output load capacitance in pF
- V_{CC} = supply voltage in V
- 2. For HC the condition is V_I = GND to V_{CC} For HCT the condition is V_I = GND to V_{CC} 1.5 V.

ORDERING INFORMATION

EXTENDED TYPE		PAC	KAGE	
NUMBER	PINS	PIN POSITION	MATERIAL	CODE
74HC/HCT5555N	16	DIL	plastic	SOT38Z
74HC/HCT5555D	16	SO16	plastic	SOT109A

Product specification

- retriggerable/non-retriggerable monostable
- automatic power-ON reset
- output control logic
- oscillator control logic
- overriding asynchronous master reset (MR).

PINNING

SYMBOL	PIN	DESCRIPTION
RS	1	clock input/oscillator pin
R _{TC}	2	external resistor connection
C _{TC}	3	external capacitor connection
A	4	trigger input (positive-edge triggered)
B	5	trigger input (negative-edge triggered)
RTR/RTR	6	retriggerable/non-retriggerable input (active HIGH/active LOW)
Q	7	pulse output (active LOW)
GND	8	ground (0 V)
Q	9	pulse output (active HIGH)
$S_0 - S_3$	10, 11, 12, 13	programmable input
OSC CON	14	oscillator control
MR	15	master reset input (active HIGH)
V _{CC}	16	positive supply voltage





Product specification

74HC/HCT5555

Programmable delay timer with oscillator

3 10 11 12 13 ^Rтс Стс s₀ S₁ S₂ s3 RS 1 CP 24 - STAGE COUNTER osc CON CD 14 POWER-ON RESET 15 MR 4 MONOSTABLE Q OUTPUT CIRCUITRY в 5 ā 7 STAGE RTR/RTR 6 MGA644 Fig.3 Functional diagram.

FUNCTIONAL DESCRIPTION

The oscillator configuration allows the design of RC or crystal oscillator circuits. The device can operate from an external clock signal applied to the RS input (R_{TC} and C_{TC} must not be connected). The oscillator frequency is determined by the external timing components (R_T and C_T), within the frequency range 1 Hz to 4 MHz (32 kHz to 20 MHz with crystal oscillator).

In the HCT version the MR input is TTL compatible but the RS input has CMOS input switching levels. The RS input can be driven by TTL input levels if RS is tied to V_{CC} via a pull-up resistor.

The counter divides the frequency to obtain a long pulse duration. The 24-stage is digitally programmed via the select inputs (S_0 to S_3). Pin S_3 can also be used to select the test mode, which is a convenient way of functionally testing the counter.

The "5555" is triggered on either the positive-edge, negative-edge or both.

 Trigger pulse applied to input A for positive-edge triggering

- Trigger pulse applied input B for negative-edge triggering
- Trigger pulse applied to inputs A and B
 (tied together) for both positive-edge and negative triggering.

The Schmitt trigger action in the trigger inputs, transforms slowly changing input signals into sharply defined jitter-free output signals and provides the circuit with excellent noise immunity.

The OSC CON input is used to select the oscillator mode, either continuously running (OSC CON = HIGH) or triggered start mode (OSC CON = LOW). The continuously running mode is selected where a start-up delay is an undesirable feature and the triggered start mode is selected where very low power consumption is the primary concern.

The start of the programmed time delay occurs when output Q goes HIGH (in the triggered start mode, the previously disabled oscillator will start-up). After the programmed time delay, the flip-flop stages are reset and the output returns to its original state. An internal power-on reset is used to reset all flip-flop stages.

The output pulse can be terminated by the asynchronous overriding master reset (MR), this results in all flip-flop stages being reset. The output signal is capable of driving a power transistor. The output time delay is calculated using the following formula (minimum time delay is 100 ns):

 $\frac{1}{f_i}$ × division ratio (s).

Once triggered, the output width may be extended by retriggering the gated, active HIGH-going input A or the active LOW-going input B. By repeating this process, the output pulse period ($Q = HIGH, \overline{Q} = LOW$) can be made as long as desired. This mode is selected by RTR/RTR = HIGH. A LOW on RTR/RTR makes, once triggered, the outputs (Q, \overline{Q}) independent of further transitions of inputs A and \overline{B} .



Product specification

74HC/HCT5555

TEST MODE

Set S_3 to a logic LOW level, this will divide the 24 stage counter into three, parallel clocking, 8-stage counters. Set S_0 , S_1 and S_2 to a logic HIGH level, this programs the counter to divide-by 2^8 (256). Apply a trigger pulse and clock in 255 pulses, this sets all flip-flop stages to a logic HIGH level. Set S_3 to a logic HIGH level, this causes the counter to divide-by 2^{24} . Clock one more pulse into the RS input, this causes a logic 0 to ripple through the counter and output Q/\overline{Q} goes from HIGH-to-LOW level. This method of testing the delay counter is faster than clocking in 2^{24} (16 777 216) clock pulses.

FUNCTION TABLE

	INPUTS		OUTI	PUTS
MR	Α	B	Q	Q
Н	Х	Х	L	Н
L	Ŷ	Х	one HIGH level output pulse	one LOW level output pulse
L	Х	\downarrow	one HIGH level output pulse	one LOW level output pulse

Notes

1. H = HIGH voltage level

L = LOW voltage level

X = don't care

 \uparrow = LOW-to-HIGH transition

 \downarrow = HIGH-to-LOW transition.

DELAY TIME SELECTION

	SELECT	INPUTS		OUTPUT Q/Q (FREQUENCY DIVIDING)
S ₃	\$2	S ₁	S ₀	BINARY	DECIMAL
L	L	L	L	2 ¹	2
L	L	L	Н	2 ²	4
L	L	Н	L	2 ³	8
L	L	Н	Н	24	16
L	Н	L	L	2 ⁵	32
L	Н	L	Н	26	64
L	Н	Н	L	27	128
L	Н	Н	Н	2 ⁸	256
		•			
н	L	L	L	2 ¹⁷	131 072
н	L	L	Н	2 ¹⁸	262 144
Н	L	Н	L	2 ¹⁹	524 288
Н	L	Н	Н	2 ²⁰	1 048 576
н	Н	L	L	2 ²¹	2 097 152
н	н	L	Н	2 ²²	4 194 304
Н	н	Н	L	2 ²³	8 388 608
Н	Н	Н	Н	2 ²⁴	16 777 216



DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: parallel outputs, bus driver; serial output, standard I_{CC} category: MSI.

DC CHARACTERISTICS FOR 74HC

				-	T _{amb} (°	° C)					TEST CON	
SYM- BOL	PARAMETER		+25		_40 t	o +85	-40 to	o +125		Vcc	N.	
DOL		MIN	ТҮР	MAX	MIN	MAX	MIN	MAX		(V)	VI	OTHER
V _{OH}	HIGH level output voltage Q and \overline{Q} outputs	1.9 4.4 5.9	2 4.5 6.0	_ _ _	1.9 4.4 5.9	- - -	1.9 4.4 5.9	_ _ _	V V V	2.0 4.5 6.0		I _o = -20 μA
V _{OH}	HIGH level output voltage Q and \overline{Q} outputs	3.98 5.48	4.32 5.81	_	3.84 5.34	_	3.7 5.2	_	V V	4.5 6.0		$I_{o} = -6.0 \text{ mA}$ $I_{o} = -7.8 \text{ mA}$
V _{OH}	HIGH level output voltage Q and \overline{Q} outputs	3.3 4.8	_	_	3 4.5	_	2.7 4.2	_	V V	4.5 6.0		$I_o = -20 \text{ mA}$ $I_o = -20 \text{ mA}$
V _{OL}	LOW level output voltage Q and \overline{Q} outputs	_ _ _	0 0 0	0.1 0.1 0.1	- - -	0.1 0.1 0.1	_ _ _	0.1 0.1 0.1	V V V	2.0 4.5 6.0		I _o = 20 μA
V _{OL}	LOW level output voltage Q and \overline{Q} outputs	_	0.15 0.15	0.26 0.26	-	0.33 0.33	_	0.40 0.40	V V	4.5 6.0		$I_o = 6.0 \text{ mA}$ $I_o = 7.8 \text{ mA}$
V _{OL}	LOW level output voltage Q and \overline{Q} outputs	_	_	0.9 0.9	_	1.14 1.14	_	1.34 1.34	V V	4.5 6.0		I _o = 20 mA I _o = 25 mA
V _{IH}	HIGH level input voltage RS input	1.7 3.6 4.8	- - -	_ _ _	1.7 3.6 4.8	- - -	1.7 3.6 4.8	- - -	V V V	2 4.5 6.0		
V _{IL}	LOW level input voltage RS input	_ _ _	- - -	0.3 0.9 1.2	- - -	0.3 0.9 1.2	_ _ _	0.3 0.9 1.2	V V V	2.0 4.5 6.0		

					Г _{ать} (°	°C)					TEST CON	DITION
SYM- BOL	PARAMETER		+25		-40 t	io +85	-40 to	o +125	UNIT	V _{cc}	V	ΟΤΗΓΡ
		MIN	ТҮР	MAX	MIN	MAX	MIN	MAX		(V)	V _I	OTHER
V _{OH}	HIGH level output voltage R _{TC} output	3.98 5.48	_	_	3.84 5.34	_	3.7 5.2	_	V V	4.5 6.0	RS = GND; OSC CON = V _{CC}	$I_{o} = -2.6 \text{ mA}$ $I_{o} = -3.3 \text{ mA}$
		3.98 5.48	_	-	3.84 5.34	_	3.7 5.2	_	V V	4.5 6.0	RS = V _{CC} ; OSC CON = GND; untriggered	$I_0 = -0.65 \text{ mA}$ $I_0 = -0.85 \text{ mA}$
		1.9 4.4 5.9	2.0 4.5 6	_ _ _	1.9 4.4 5.9	_ _ _	1.9 4.4 5.9	_ _ _	V V V	2.0 4.5 6.0	$RS = V_{CC};$ OSC CON = V _{CC}	$I_o = -20 \ \mu A$
		1.9 4.4 5.9	2.0 4.5 6.0	_ _ _	1.9 4.4 5.9	_ _ _	1.9 4.4 5.9		V V V	2 4.5 6.0	RS = V _{CC} ; OSC CON = GND; untriggered	I _o = -20 μA
V _{OH}	HIGH level output voltage C _{TC} output	3.98 5.48	_		3.84 5.34	-	3.7 5.2	-	V V	4.5 6.0	$RS = V_{IH};$ OSC CON = V_{IH}	$I_0 = -3.2 \text{ mA}$ $I_0 = -4.2 \text{ mA}$
V _{OL}	LOW level output voltage R _{TC} output	-	_	0.26 0.26	_	0.33 0.33		0.4 0.4	V V	4.5 6	$RS = V_{CC};$ OSC CON = V_{CC}	I _o = 2.6 mA I _o = 3.3 mA
		- - -	0 0 0	0.1 0.1 0.1	_ _ _	0.1 0.1 0.1	_ _ _	0.1 0.1 0.1	V V V	2.0 4.5 6	$RS = V_{CC};$ OSC CON = V_{CC}	I _o = 20 μA
V _{OL}	LOW level output voltage C _{TC} output	_	_	0.26 0.26	_	0.33 0.33	_	0.4 0.4	V V	4.5 6.0	$\label{eq:RS} \begin{split} &RS=V_{IL};\\ &OSC\;CON\\ &=V_{IL};\\ &untriggered \end{split}$	I _o = 3.2 mA I _o = 4.2 mA

74HC/HCT5555

AC CHARACTERISTICS FOR 74HC

 $GND = 0 \text{ V}; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}.$

				٦	Г _{ать} (°С	;)				TEST CONDITION		
SYMBOL	PARAMETER		+25		-40 t	o +85	-40 te	o +125	UNIT	Vcc		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		(V)	WAVEFORMS	
t _{PLH} /t _{PHL}	propagation	-	77	240	-	300	-	360	ns	2.0	Fig.6	
	delay A, B to	-	28	48	-	60	-	72	ns	4.5		
	Q, <u>Q</u>	-	22	41	-	51	-	61	ns	6.0		
t _{PLH} /t _{PHL}	propagation	-	61	185	-	230	-	280	ns	2.0	Fig.7	
	delay MR to Q,	-	22	37	-	46	-	56	ns	4.5		
	Q	-	18	31	-	39	-	48	ns	6.0		
t _{PLH} /t _{PHL}	propagation	-	83	250	-	315	-	375	ns	2.0	Fig.8; note 1	
	delay RS to Q,	-	30	50	-	63	-	75	ns	4.5		
	Q	-	24	43	-	54	-	64	ns	6.0		
t _{THL} /t _{TLH}	output	-	19	75	-	95	-	110	ns	2.0	Fig.6	
	transition time	-	7	15	-	19	-	22	ns	4.5		
		-	6	13	-	16	-	19	ns	6.0		
t _W	trigger pulse	70	17	-	90	-	105	-	ns	2.0	Fig.6	
	width	14	6	-	18	-	21	-	ns	4.5		
	A = HIGH	12	5	-	15	-	18	-	ns	6.0		
	$\overline{B} = LOW$											
t _W	master reset	70	19	_	90	_	105	_	ns	2.0	Fig.7	
	pulse width	14	7	_	18		21	_	ns	4.5		
	HIGH	12	6	_	15		18	_	ns	6.0		
t _W	clock pulse	80	25	_	100	_	120	_	ns	2.0	Fig.8	
	width RS;	16	9	_	20	_	24	_	ns	4.5		
	HIGH or LOW	14	7	-	17	-	20	-	ns	6.0		
t _W	minimum	_	275	_	_	_	_	_	ns	2.0	Fig.6; note 1	
	output pulse	_	100	_	_	_	_	_	ns	4.5		
	width	-	80	-	-	-	-	-	ns	6.0		
	$\frac{Q}{Q} = HIGH,$ $\overline{Q} = LOW$											
t _{rt}	retrigger time	_	0	_	_	_	_	_	ns	2.0	Fig.10; note 2	
11	A, B	_	0	_	_	_	_	_	ns	4.5	3 1 , 1	
	,	_	0	_	_	_	_	_	ns	6.0		
R _{EXT}	external timing	5	_	1000	_	_	_	_	kΩ	2.0	Fig.13	
	resistor	1	_	1000	_	_	_	_	kΩ	5.0		
						_		_				
C _{EXT}	external timing	50		1	I		1	1	pF	2.0	Fig.13	
- 271	capacitor	50			no l	imits			pF	5.0		
t _{rem}	removal time	120	39	_	150	_	180	_	ns	2.0	Fig.7	
-10111	MR to A, \overline{B}	24	14	_	30	_	36	_	ns	4.5		
	,	20	11	_	26	_	31	_	ns	6.0		

74HC/HCT5555

				٦	ר _{amb} (°C			TEST CONDITION			
SYMBOL	PARAMETER		+25		-40 to +85 -40 to +125			UNIT	V _{cc}		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		(V)	WAVEFORMS
f _{max}	maximum	2	5.9	_	1.8	-	1.3	_	MHz	2.0	Fig.8; note 3
	clock pulse	10	18	-	8	_	6.6	_	MHz	4.5	-
	frequency	12	21	-	10	-	8	-	MHz	6.0	
f _{max}	maximum	6	24.8	_	4.8	_	4	_	MHz	2.0	Fig.9; note 4
	clock pulse	30	75	_	24	_	20	_	MHz	4.5	-
	frequency	35	89	-	28	-	24	-	MHz	6.0	

Notes

1. One stage selected.

2. It is possible to retrigger directly after the trigger pulse, however the pulse will only be extended, if the time period exceeds the clock input cycle time divided by 2.

3. One stage selected. The termination of the output pulse remains synchronized with respect to the falling edge of the RS clock input.

4. One stage selected. The termination of the output pulse is no longer synchronized with respect to the falling edge of the RS clock input.

74HC/HCT5555

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: non-standard; bus driver with extended specification on V_{OH} and V_{OL} I_{CC} category: MSI.

			T _{amb} (°C)								TEST CONDITION		
SYMBOL	PARAMETER		+25		-40 t	o +85	-0 to	+125		Vcc	V		
		MIN	ТҮР	MAX	MIN	MAX	MIN	MAX		(V)	VI	OTHER	
V _{OH}	HIGH level output voltage Q and \overline{Q} outputs	4.4	4.5	_	4.4	_	4.4	_	V	4.5		I _o = -20 μA	
V _{OH}	HIGH level output voltage Q and \overline{Q} outputs	3.98	4.32	_	3.84	_	3.7	_	V	4.5		I _o = -6 mA	
V _{OH}	HIGH level output voltage Q and \overline{Q} outputs	3.3	_	_	3	_	2.7	_	V	4.5		I _o = -20 mA	
V _{OL}	LOW level output voltage Q and \overline{Q} outputs	-	0	0.1	_	0.1	_	0.1	V	4.5		I _o = 20 μA	
V _{OL}	LOW level output voltage Q and \overline{Q} outputs	-	0.15	0.26	_	0.33	-	0.40	V	4.5		l _o = 6 mA	
V _{OL}	LOW level output voltage Q and \overline{Q} outputs	-	_	0.9	_	1.14	-	1.34	V	4.5	_	l _o = 20 mA	

74HC/HCT5555

				-	Γ _{amb} (°	°C)					TEST CON	DITION
SYMBOL	PARAMETER		+25		-40 t	o +85	-0 to	+125		Vcc	V	OTHER
		MIN	ТҮР	MAX	MIN	MAX	MIN	MAX]	(V)	VI	OTHER
V _{OH}	HIGH level output voltage R _{TC}	3.98	_	_	3.84	_	3.7	_	V	4.5	RS = GND; OSC CON = V _{CC}	l _o = -2.6 mA
	output	3.98	_	_	3.84	_	3.7	_	V	4.5	RS = V _{CC} ; OSC CON = GND; untriggered	l _o = –0.65 mA
		4.4	4.5	_	4.4	_	4.4	_	V	4.5	$RS = V_{CC};$ OSC CON = V_{CC}	I _o = -20 μA
		4.4	4.5	_	4.4	_	4.4	_	V	4.5	RS = V _{CC} ; OSC CON = GND; untriggered	I _o = -20 μA
V _{OH}	HIGH level output voltage C _{TC} output	3.98	_	_	3.84	_	3.7	_	v	4.5	RS = V _{IH} ; OSC CON = V _{IH}	I _o = -3.2 mA
V _{OL}	LOW level output	_	_	0.26	_	0.33	_	0.4	v	4.5	$RS = V_{CC};$ OSC CON = V _{CC}	l _o = 2.6 mA
VOL	voltage R _{TC} output	_	0	0.1	_	0.1	_	0.1	v	4.5	$RS = V_{CC};$ OSC CON = V _{CC}	I _o = 20 μA
V _{OL}	LOW level output voltage C _{TC} output	_	_	0.26	_	0.33	_	0.4	v	4.5	$\label{eq:RS} \begin{split} &RS=V_{IL};\\ &OSC\;CON\\ &=V_{IL};\\ &untriggered \end{split}$	I _o = 3.2 mA

Notes

1. The RS input has CMOS input switching levels.

2. The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the following table.

UNIT LOAD COEFFICIENT

INPUT	UNIT LOAD COEFFICIENT
MR	0.35
A	0.69
B	0.50
RTR/RTR	0.35
OSC CON	1.20
S ₀ - S ₂	0.65
S ₃	0.40

74HC/HCT5555

AC CHARACTERISTICS FOR 74HCT

 $GND = 0 \text{ V}; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}.$

SYMBOL	PARAMETER	T _{amb} (°C)								TEST CONDITION	
		+25			-40 to +85		-40 to +125		UNIT	V _{cc}	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		(V)	WAVEFORMS
t _{PLH} /t _{PHL}	propagation delay A, \overline{B} to Q, \overline{Q}	_	28	48	-	60	-	72	ns	4.5	Fig.6
t _{PHL} /t _{PLH}	propagation delay MR to Q, \overline{Q}	_	24	41	_	51	-	62	ns	4.5	Fig.7
t _{PHL} /t _{PLH}	propagation delay RS to Q, \overline{Q}	_	32	54	_	68	-	81	ns	4.5	Fig.8; note 1
t _{THL} /t _{TLH}	output transition time	-	7	15	-	19	-	22	ns	4.5	Fig.6
tw	trigger pulse width A = HIGH $\overline{B} = LOW$	21	12	-	26	-	32	-	ns	4.5	Fig.6
t _W	master reset pulse width HIGH	14	5	-	18	-	21	-	ns	4.5	Fig.7
t _W	clock pulse width RS; HIGH or LOW	16	9	-	20	-	24	-	ns	4.5	Fig.8
t _W	minimum output pulse width $\overline{Q} = HIGH,$ $\overline{\overline{Q}} = LOW$	-	100	-	-	-	-	-	ns	4.5	Fig.6
t _{rt}	retrigger time A, \overline{B}	-	0	-	-	-	-	-	ns	4.5	Fig.10; note 2
R _{EXT}	external timing resistor	1	-	1000	-	-	-	-	kΩ	4.5	Fig.13
C _{EXT}	external timing capacitor	50 no limits					pF	4.5	Fig.13		
t _{rem}	removal time MR to A, \overline{B}	24	14	-	30	-	36	_	ns	4.5	Fig.7
f _{max}	maximum clock pulse frequency	10	18	-	8	-	6.6	-	MHz	4.5	Fig.8; note 3
f _{max}	maximum clock pulse frequency	30	75	-	24	-	20	-	MHz	4.5	Fig.9; note 4

74HC/HCT5555

Notes

- 1. One stage selected.
- 2. It is possible to retrigger directly after the trigger pulse, however the pulse will only be extended, if the time period exceeds the clock input cycle time divided by 2.
- 3. One stage selected. The termination of the output pulse remains synchronized with respect to the falling edge of the RS clock input.
- 4. One stage selected. The termination of the output pulse is no longer synchronized with respect to the falling edge of the RS clock input.

74HC/HCT5555

AC WAVEFORMS











74HC/HCT5555

APPLICATION INFORMATION



Timing Component Limitations

The oscillator frequency is mainly determined by R_tC_t , provided R2 \approx $2R_t$ and $R2C2 \ll R_tC_t$. The function of R2 is to minimize the influence of the forward voltage across the input protection diodes on the frequency. The stray capacitance C2 should be kept as small as possible. In consideration of accuracy, Ct must be larger than the inherent stray capacitance. Rt must be larger than the "ON" resistance in series with it, which typically is 280 Ω at $V_{CC} = 2 V$, 130 Ω at $V_{CC} = 4.5 V$ and 100 Ω at V_{CC} = 6 V. The recommended values for these components to maintain agreement with the typical oscillation formula are:

 $C_t > 50$ pF, up to any practical value, 10 k $\Omega < R_t < 1$ M $\Omega.$

In order to avoid start-up problems, $R_t >> 1 \ k\Omega. \label{eq:Rt}$

Typical Crystal Oscillator

In Fig.15, R2 is the power limiting resistor. For starting and maintaining oscillation a minimum transconductance is necessary, so R2 should not be too large. A practical value for R2 is $2.2 \text{ k}\Omega$. Above 14 MHz it is recommended replacement of R2 by a capacitor with a typical value of 35 pF.

Accuracy

Device accuracy is very precise for long time delays and has an accuracy of better than 1% for short time delays (1% applies to values \ge 400 ns). Tolerances are dependent on the external components used, either RC network or crystal oscillator.

Start-up Using External Clock

The start of the timing pulse is initiated directly by the trigger pulse (asynchronously with respect to the oscillator clock). Triggering on a clock HIGH or clock LOW results in the following:

- clock = HIGH; the timing pulse may be lengthened by a maximum of t_W/2 (t_W = clock pulse width)
- clock = LOW; the timing pulse may be shortened by a maximum of t_W/2 (t_W = clock pulse width).

This effect can be minimized by selecting more delay stages. When using only one or two delay stages, it is recommended to use an external time base that is synchronized with the negative-edge of the clock.

Start-up Using RC Oscillator

The first clock cycle is \approx 35% of a time period too long. This effect can also be minimized by selecting more delay stages.

Start-up Using Crystal Oscillator

A crystal oscillator requires at least two clock cycles to start-up plus an unspecified period (ms) before the amplitude of the clock signal increases to its expected level. Although this device also operates at lower clock amplitudes, it is recommended to select the continuously running mode (OSC CON = HIGH) to prevent start-up delays.

21

Termination of the Timing Pulse

The end of the timing pulse is synchronized with the falling edge of the oscillator clock. The timing pulse may lose synchronization under the following conditions:

 high clock frequency and large number of stages are selected. This depends on the dynamic relationship that exists between the clock frequency and the ripple through delay of the subsequent stages.

Synchronization

When frequencies higher than those specified in the Table 'Synchronization limits' are used, the termination of timing pulse will lose synchronization with the falling edge of the oscillator. The unsynchronized timing pulse introduces errors, which can be minimized by increasing the number of stages used e.g. a 20 MHz clock frequency using all 24 stages will result in a frequency division of 16 777 225 instead of 16 777 216, an error of 0.0005%.

The amount of error increases at high clock frequencies as the number of stages decrease. A clock frequency of 40 MHz and 4 stages selected results in a division of 18 instead of 16, a 12.5% error. Application example:

 If a 400 ns timing pulse was required it would be more accurate to utilize a 5 MHz clock frequency using 1 stage or a 10 MHz clock frequency using 2 stages (due to synchronization with falling edge of the oscillator) than a 40 MHz clock frequency and 4 stages (synchronization is lost).

Minimum Output Pulse Width

The minimum output pulse width is determined by the minimum clock pulse width, plus the maximum propagation delay of A, \overline{B} to Q. The rising edge of Q is dominated by the A, \overline{B} to Q propagation delay, while the falling edge of Q is dominated by RS to Q propagation delay. These propagation delays are not equal. The RS to Q propagation delay is some what longer, resulting in inaccurate outputs for extremely short pulses. The propagation delays are listed in the section 'AC Characteristics'. With these numbers it is possible to calculate the maximum deviation (an example is shown in Fig.16). Figure 16 is valid for an external clock where the trigger is synchronized to the falling edge of the clock only. The

graph shows that the minimum programmed pulse width of 100 ns is:

- minimum of 4% too long
- typically 7% too long
- maximum of 10% too long.

SYNCHRONIZATION LIMITS

NUMBER OF STAGES SELECTED	CLOCK FREQUENCY (TYPICAL)
1	18 MHz
2	14 MHz
3	11 MHz
4	9.6 MHz
5	8.3 MHz
6	7.3 MHz
7	6.6 MHz
8	6 MHz
17	3.2 MHz
18	3.0 MHz
19	2.9 MHz
20	2.8 MHz
21	2.7 MHz
22	2.6 MHz
23	2.5 MHz
24	2.4 MHz

74HC/HCT5555





PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".