


14-Bit Registered Buffer

Product Features

- PI74SSTVF16857 is designed for low-voltage operation, 2.5V for PC1600~PC2700; 2.6V for PC3200
- Supports SSTL_2 Class I output specifications
- SSTL_2 Input and Output Levels
- Designed for DDR Memory
- Flow-Through Architecture
- Packaging Options (Pb-free available):
 - 48-pin 240 mil wide plastic TSSOP (A)
 - 48-pin 173 mil wide plastic TSVSOP (K)

Logic Block Diagram



Product Pin Description

Pin Name	Description
RESET	Reset (Active Low)
CLK	Clock Input
CLK	Clock Input
D	Data Input
Q	Data Output
GND	Ground
VDD	Core Supply Voltage
VDDQ	Output Supply Voltage
VREF	Input Reference Voltage

Truth Table⁽¹⁾

Inputs				Outputs
RESET	CLK	CLK	D	Q
L	X	X	X	L
H	↑	↓	H	H
H	↑	↓	L	L
H	L or H	L or H	X	Q ₀ ⁽²⁾

Notes:

1. H = High Signal Level
L = Low Signal Level
↑ = Transition LOW-to-HIGH
↓ = Transition HIGH-to-LOW
X = Irrelevant
2. Output level before the indicated steady state input conditions were established.

Product Description

Pericom Semiconductor's PI74SSTVF16857 series of logic circuits are produced using the Company's advanced sub-micron CMOS technology, achieving industry leading speed.

The 14-bit PI74SSTVF16857 universal bus driver is designed for 2.5V to 2.6V VDD operation and SSTL_2 I/O Levels except for the RESET input which is LVC MOS.

Data flow from D to Q is controlled by the differential clock, CLK, CLK and RESET. Data is triggered on the positive edge of CLK. CLK must be used to maintain noise margins.

RESET must be supported with LVC MOS levels as VREF may not be stable during power-up. RESET is asynchronous and is intended for power-up only and when low assures that all of the registers reset to the Low State. Q outputs are low, and all input receivers, data and clock, are switched off.

Pericom's PI74SSTVF16857 is characterized for operation from 0° to 70°C.

Product Pin Configuration

Q1	1	48	D1
Q2	2	47	D2
GND	3	46	GND
VDDQ	4	45	VDD
Q3	5	44	D3
Q4	6	43	D4
Q5	7	42	D5
GND	8	41	D6
VDDQ	9	40	D7
Q6	10	48-Pin	39
Q7	11	A,K	38
VDDQ	12	37	CLK
GND	13	36	VDD
Q8	14	35	GND
Q9	15	34	VREF
VDDQ	16	33	RESET
GND	17	32	D8
Q10	18	31	D9
Q11	19	30	D10
Q12	20	29	D11
VDDQ	21	28	D12
GND	22	27	VDD
Q13	23	26	GND
Q14	24	25	D13
			D14

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Parameter	Symbol	Ratings	Units
Storage Temperature	T _{stg}	-65 to 150	°C
Supply Voltage	V _{DD} or V _{DDQ}	-0.5 to 3.6	V
Input Voltage ⁽¹⁾	V _I	-0.5 to V _{DD} + 0.5	
Output Voltage ^(1,2)	V _O	-0.5 to V _{DDQ} + 0.5	
Input Clamp Current	I _{I K} , V _I < 0	-50	mA
Output Clamp Current	I _{O K} , V _O < 0	±50	
Continuous Output Current	I _O , V _O = 0 to V _{DDQ}	±50	
V _{DD} , V _{DDQ} , or GND current/pin	I _{DD} , I _{DDQ} or GND	±100	
Package Thermal Impedance	A-Package	Θ _{JA}	70
	K-Package		58
			°C/W

Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

1. The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed.
2. This current will flow only when the output is in the high state level V_O > V_{DDQ}.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

Parameters	Description		Min.	Nom.	Max.	Units
V _{DD} /V _{DDQ}	Core/Output Supply Voltage	PC1600 PC2700	2.3	2.5	2.7	V
		PC3200	2.5	2.6	2.7	
V _{REF}	Reference Voltage V _{REF} = 0.5X V _{DDQ}	PC1600 PC2700	1.15	1.25	1.35	V
		PC3200	1.25	1.3	1.35	
V _{IH}	AC input High Voltage	Data Inputs	V _{REF} +0.31			
V _{IL}	AC input Low Voltage	Data Inputs			V _{REF} -0.31	
V _I	Input Voltage		0	V _{REF}	V _{DD}	
V _{IH}	DC Input High Voltage	Data Inputs	V _{REF} +0.15			
V _{IL}	DC Input Low Voltage				V _{REF} -0.15	
V _{IH}	Input High Voltage	RESET	1.7			
V _{IL}	Input Low Voltage				0.7	
V _{ICR}	Common-Mode Input Voltage Range	CLK, <u>CLK</u>	0.97		1.53	
V _{ID}	Peak-to-Peak Input Voltage		0.36		V _{DDQ} +0.6	
I _{OH}	High-Level Output Current				-16	mA
I _{OL}	Low-Level Output Current				16	
T _A	Operating Free-Air Temperature		0		70	°C

DC Electrical Characteristics for PC1600~PC2700

(Over the Operating Range, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = 2.5\text{V} \pm 200\text{mV}$, $V_{DDQ} = 2.5\text{V} \pm 200\text{mV}$)

Parameters		Test Conditions		Vcc	Min.	Typ. ⁽¹⁾	Max.	Units
	V_{IK}	$I_I = -18\text{mA}$		2.3V			-1.2	V
V_{OH}	$I_{OH} = -100\mu\text{A}$		2.3V-2.7V	$V_{DD} - 0.2\text{V}$				
	$I_{OH} = -8\text{mA}$		2.3V	1.95				
V_{OL}	$I_{OL} = 100\mu\text{A}$		2.3V-2.7V			0.2		
	$I_{OH} = 8\text{mA}$		2.3V			0.35		
I_I	All Inputs,	$V_I = V_{DD}$ or GND		2.7V			5	μA
I_{DD}	Standby (Static)	$\overline{\text{RESET}} = \text{GND}$	$I_O = 0$	2.7V			10	
	Operating Static	$V_I = V_{IH}(\text{AC})$ or $V_I(\text{AC})$, $\overline{\text{RESET}} = V_{DD}$					25	mA
I_{DDD}	Dynamic Operating - Clock only	$\overline{\text{RESET}} = V_{DD}$ $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$, CK and $\overline{\text{CK}}$ switching 50% duty cycle				28		$\mu\text{A}/$ clock MHz
	Dynamic Operating - per each data input	$\overline{\text{RESET}} = V_{DD}$ $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$, CK and $\overline{\text{CK}}$ switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle				9		$\mu\text{A}/$ clock MHz Data
C_I	Data inputs	$V_I = V_{REF} \pm 310\text{mV}$		2.5V	2.5		3.5	pF
	CK and $\overline{\text{CK}}$	$V_{ICR} = 1.25\text{V}$, $V_{I(PP)} = 360\text{mV}$			2.5		3.5	
	$\overline{\text{RESET}}$	$V_I = V_{CC}$ or GND			2.5		3.5	

Notes:

4. Typical values are at $V_{DD} = \text{Nominal } V_{DD}$, $T_A = +25^\circ\text{C}$.

DC Electrical Characteristics for PC3200

(Over the Operating Range, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = 2.6\text{V} \pm 100\text{mV}$, $V_{DDQ} = 2.6\text{V} \pm 100\text{mV}$)

Parameters		Test Conditions		VCC	Min.	Typ. ⁽¹⁾	Max.	Units
V_{IK}	$I_I = -18\text{mA}$			2.5V			-1.2	V
	$I_{OH} = -100\mu\text{A}$			2.5V-2.7V	$V_{DD} - 0.2\text{V}$			
	$I_{OH} = -8\text{mA}$			2.5V	1.95			
	$I_{OL} = 100\mu\text{A}$			2.5V-2.7V			0.2	
V_{OL}	$I_{OH} = 8\text{mA}$			2.5V			0.35	
	All Inputs,	$V_I = V_{DD}$ or GND		2.7V			5	μA
I_{DD}	Standby (Static)	$\overline{\text{RESET}} = \text{GND}$	$I_O = 0$	2.7V			10	
	Operating Static	$V_I = V_{IH}(\text{AC})$ or $V_I(\text{AC})$, $\overline{\text{RESET}} = V_{DD}$					25	mA
I_{DDD}	Dynamic Operating - Clock only	$\overline{\text{RESET}} = V_{DD}$ $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$, CK and $\overline{\text{CK}}$ switching 50% duty cycle				28		$\mu\text{A}/$ clock MHz
	Dynamic Operating - per each data input	$\overline{\text{RESET}} = V_{DD}$ $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$, CK and $\overline{\text{CK}}$ switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle				9		$\mu\text{A}/$ clock MHz Data
C_I	Data inputs	$V_I = V_{REF} \pm 310\text{mV}$		2.6V	2.5		3.5	pF
	CK and $\overline{\text{CK}}$	$V_{ICR} = 1.25\text{V}$, $V_{I(PP)} = 360\text{mV}$			2.5		3.5	
	$\overline{\text{RESET}}$	$V_I = V_{CC}$ or GND			2.5		3.5	

Notes:

4. Typical values are at $V_{DD} = \text{Nominal } V_{DD}$, $T_A = +25^\circ\text{C}$.

Timing Requirements (over recommended operating free-air temperature range, unless otherwise noted)

		V_{DD}=2.5V ±0.2V		V_{DD}=2.6V ±0.1V		Units
		Min.	Max.	Min.	Max.	
f _{clock}	Clock Frequency		270		270	MHz
t _w	Pulse Duration	2.5		2.5		
t _{act}	Differential inputs active time ⁽⁵⁾		22		22	
t _{inact}	Output slew rate differential inputs inactive time ⁽⁶⁾		22		22	
t _{su}	Setup time, fast slew rate ^(7, 9)	Data before CK↑ , CK↓	0.75		0.75	ns
	Setup time, slow slew rate ^(8, 9)		0.9		0.9	
t _h	Hold time , fast slew rate ^(7, 9)	Data before CK↑ , CK↓	0.75		0.75	
	Hold time, slow slew rate ^(8, 9)		0.9		0.9	

Notes:

5. Data inputs must be held low for a minimum time of t_{act} min , after RESET is taken high
6. Data and clock inputs must be held at valid levels (not floating) for a minimum time of t_{inact} min, after RESET is taken low.
7. Data signal input slew rate ≥ 1 V/ns
8. Data signal input slew rate ≥ 0.5V/ns and <1V/ns
9. CLK, CK input slew rates are ≥ 1 V/ns.

Switching Characteristics for PC1600~PC2700

(over recommended operating free-air temperature range, unless otherwise noted.)
(See test circuits and switching waveforms).


Parameter	From (Input)	To (Output)	V_{DD} = 2.5V ±0.2V			Units
			Min.	Typ.	Max.	
f _{max}			210			MHz
t _{pd}	CLK, CK	Q	1.1		2.2	ns
t _{phl}	RESET	Q			5.0	

Switching Characteristics for PC3200


(over recommended operating free-air temperature range, unless otherwise noted.)
(See test circuits and switching waveforms).

Parameter	From (Input)	To (Output)	V_{DD} = 2.6V ±0.1V			Units
			Min.	Typ.	Max.	
f _{max}			210			MHz
t _{pd}	CLK, CK	Q	1.1		2.2	ns
t _{phl}	RESET	Q			5.0	


Test Circuit and Switching Waveforms




**Voltage and Current Waveforms
Input Active and Inactive Times**




Voltage Waveforms - Pulse Duration




Load Circuit



Voltage Waveforms - Propagation Delay Times



Voltage Waveforms - Setup and Hold Times





Voltage Waveforms - Propagation Delay Times

Parameter Measurement Information

Notes:

8. C_L includes probe and jig capacitance.
9. I_{DD} tested with clock and data inputs held at V_{DD} or GND, and $I_O = 0mA$.
10. All input pulses are supplied by generators having the following characteristics:
 $PRR \leq 10$ MHz, $Z_O = 50\Omega$. Input slew rate = $1V/ns \pm 20\%$ (unless otherwise specified).
11. The outputs are measured one at a time with one transition per measurement.
12. $V_{TT} = V_{REF} = V_{DDQ}/2$
13. $V_{IH} = V_{REF} + 310mV$ (ac voltage levels) for SSTL inputs. $V_{IH} = V_{DD}$ for LVCMS input.
14. $V_{IL} = V_{REF} - 310mV$ (ac voltage levels) for SSTL inputs. $V_{IL} = GND$ for LVCMS input.
15. t_{PLH} and t_{PHL} are the same as t_{pd} .

48-Pin TSSOP Package (A)

48-Pin TSSOP Package (K)


Ordering Information

Ordering Code	Package Code	Package Type
PI74SSTVF16857A	A	48-Pin 240-mil TSSOP
PI74SSTVF16857AE	A	Pb-free 48-Pin 240-mil TSSOP
PI74SSTVF16857K	K	48-Pin 173-mil TVSOP
PI74SSTVF16857KE	K	Pb-free 48-Pin 173-mil TVSOP

Notes:

1. Thermal characteristics can be found on the company web site at <http://www.pericom.com/packaging/mechanicals.php>