

# PROCESS CHANGE NOTIFICATION PCN2227

## Minor Substrate Change for Selected Intel® Stratix® 10 Devices

This is not a new PCN issuance. This is a revision of the previously PCN2227 release. See Revision History (last page) for details.

### Change Description:

Intel<sup>®</sup> is announcing a minor change to the substrate routing related to the unconnected Advanced Interface Bus (AIB) for selected Intel Stratix<sup>®</sup> 10 devices. The rest of the Bill of Materials (BOM) remains the same.

#### Products Affected:

Product Family	Pin Count
Selected Intel® Stratix 10 SX	F1760
Selected Intel® Stratix 10 GX	F1760

The list of affected part numbers (OPNs) can be downloaded in Excel form: https://cdrdv2.intel.com/v1/dl/getContent/751575

#### **Recommended Action**

Customers are requested to:

- 1. Acknowledge receipt of this notification.
- 2. Review and inform us, at the earliest convenience, of any questions or concerns regarding this change.

Please refer to the "Product Transition Dates" for the key milestones.

Intel Corporation

Upon implementation, Intel will ship either pre-change or post-change materials.

# Product Transition Dates:

Customers are requested to take note of the key dates shown in the table below.

#### Table <u>3: Key Dates</u>

Milestone	Date
Last date to acknowledge receipt of this notification <sup>1</sup>	Nov 30, 2022
Earliest change implementation	Jan 30, 2023

Note 1: J-STD-046, section 3.2.3.1b, stipulates that lack of acknowledgement of the PCN within 30 days constitutes acceptance of the change.

# Reason for Change:

Continuous improvement on production test coverage of unconnected Advanced Interface Bus (AIB).

# Impact and Benefit of Change:

There is no impact to form, fit, and function. The products will meet existing electrical and mechanical specifications.

# **Qualification Testing**

Package design review data indicated no significant impact to performance and reliability. Electrical verification tests were successfully completed to evaluate effectiveness of the change. ESD Charge Device Model test was also performed to ensure no impact to the ESD CDM threshold. (See Table 4)

# Table 4: ESD CDM Results

Test	Conditions	# of Lots/#of units	Result
ESD Charged	+/- 250V 3 Lots/9 units		
Device Model (CDM)	+/-350V	3 Lots/3 units	O failures/Pass

## Contact

For more information, please contact Sales in your region, or submit a Service Request at the <u>My Intel</u> support page.

## **Customer Notifications Subscription**

If you would like to receive customer notifications by email, please follow the instructions in ADV 2209

Intel references J-STD-046 guidelines for PCN. In accordance with J-STD-046, this change is deemed acceptable to the customer if no acknowledgement is received within 30 days from date of notification.

# **Revision History**

Rev	Description
1.0.0	Initial Release
1.1.0	Updated product family description table in page 1. No change in actual parts list.
	1.0.0

©2022 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, Max, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Other marks and brands may be claimed as the property of others. Intel reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.