

MB88155

Spread Spectrum Clock Generator

MB88155 is a clock generator for EMI (Electro Magnetic Interference) reduction. The peak of unnecessary radiation noise (EMI) can be attenuated by making the oscillation frequency slightly modulate periodically with the internal modulator. For modulation, the MB88155 supports both center-spreading and down-spreading. It has a non-modulated clock output pin (REFOUT) as well as a modulated clock output pin (CKOUT).

Features

- Input frequency : 12.5 MHz to 50 MHz (Multiplied by 1) 12.5 MHz to 20 MHz (Multiplied by 4)
- Output frequency : CKOUT 12.5 MHz to 80 MHz REFOUT The same as input frequency (not multiplied)
- Modulation rate : \pm 0.5%, \pm 1.0% (center spread) , 1.0%, 2.0% (Down spread)
- Equipped with oscillation circuit : range of oscillation 12.5 MHz to 40 MHz (Fundamental oscillation) 40 MHz to 48 MHz (3rd overtone)
- Modulation clock output Duty : 40% to 60%
- Modulation clock cycle cycle jitter : MB88155-1xx 12.5 MHz to 20 MHz less than 150 ps MB88155-1xx MB88155-4xx 20 MHz to 50 MHz less than 100 ps less than 200 ps
- Low current consumption by CMOS process : 5 mA (24 MHz : Typ-sample, no load)
- Power supply voltage : 3.3 V ± 0.3 V
- Operating temperature : 40 °C to + 85 °C
- Package : 8-pin plastic TSSOP



Contents

Product Lineup	3
Pin Assignment	4
Pin Description	4
I/O Circuit Type	5
Handling Devices	
Preventing Latch-up	
Handling unused pins	
The attention when the external clock is used	
Power supply pins	7
Oscillation circuit	7
Block Diagram	8
Pin Setting	
Absolute Maximum Ratings	
Recommended Operating Conditions	12
Electrical Characteristics	13

Output Clock Duty Cycle (tdcc, tdcr = tb/ta)1	
Input Frequency (fin = 1/tin)1	5
Output Slew Rate (SRc, SRr)1	5
Cycle-Cycle Jitter (tjc = $ tn - tn + 1 $)1	6
Modulation Waveform1	7
Lock-Up Time1	8
Oscillation Circuit2	0
Interconnection Circuit Example2	1
Spectrum Example Characteristics	2
Ordering Information2	3
Package Dimensions	5
Document History	6
Sales, Solutions, and Legal Information2	27



1. Product Lineup

The MB88155 is available in different models : 2 models different in multiplier (× 1 and × 4), 2 in modulation type (center-spreading and down-spreading), 2 in input frequency range at a multiplier of 1 (12.5 MHz to 25 MHz and 25 MHz to 50 MHz), and 1 in input frequency range at a multiplier of 4 (12.5 MHz to 20 MHz). The MB88155 is also available in two versions : modulation-on/off selectable version (with ENS pin) and power-down function built-

in version (with XPD pin).

МВ88155- <u>М Т</u> <u>F</u>			
Input frequency range, With/without ENS/XPD	\rightarrow	Multiplied by 1	0 : 12.5 MHz to 25.0 MHz, With ENS, Without XPD
			1: 25.0 MHz to 50.0 MHz, With ENS, Without XPD
			2 : 12.5 MHz to 25.0 MHz, Without ENS, With XPD
			3 : 25.0 MHz to 50.0 MHz, Without ENS, With XPD
		Multiplied by 4	0 : 12.5 MHz to 20.0 MHz, With ENS, Without XPD
			2 : 12.5 MHz to 20.0 MHz, Without ENS, With XPD
Spread type	\rightarrow	0 : Down s	spread, 1 : Center spread
Multiplication rate setting	\rightarrow	1 : Multipli	ed by 1, 4 : Multiplied by 4

Line-up of MB88155

Product	Input frequency	Multiplication rate	Output frequency	Modulation type	Modulation enable pin	Powerdown pin		
MB88155-100	12.5 MHz to 25 MHz				Yes	No		
MB88155-101	25 MHz to 50 MHz	Multiplied by 1			Down spread			
MB88155-102	12.5 MHz to 25 MHz		The same as		No	Yes		
MB88155-103	25 MHz to 50 MHz		input frequency					
MB88155-110	12.5 MHz to 25 MHz				Yes	No		
MB88155-111	25 MHz to 50 MHz					Center spread		
MB88155-112	12.5 MHz to 25 MHz							
MB88155-113	25 MHz to 50 MHz							
MB88155-400	12.5 MHz to 20 MHz			Down	Yes	No		
MB88155-402		Multiplied by 4	50 MHz to 80 MHz	spread	No	Yes		
MB88155-410				Center	Yes	No		
MB88155-412				spread	No	Yes		



2. Pin Assignment



3. Pin Description

Pin name	I/O	Pin no.	Description
XIN	I	1	Connection pin of resonator/clock input pin
XOUT	0	2	Connection pin of resonator
ENS/XPD	I	3	Modulation enable pin/power down pin
SEL	I	4	Modulation rate setting pin Down spread, SEL = "L" : Modulation rate -1.0% Down spread, SEL = "H" : Modulation rate -2.0% Down spread, SEL = "L" : Modulation rate $\pm 0.5\%$ Down spread, SEL = "H" : Modulation rate $\pm 1.0\%$
REFOUT	0	5	Non-modulated clock output pin This pin becomes to"L" at power-down.
Vss	—	6	GND Pin
CKOUT	0	7	Modulated clock output pin This pin becomes to"L" at power-down.
Vdd		8	Power supply voltage pin



4. I/O Circuit Type



(Continued)



(Continued)



Note : For XIN pin and XOUT pin, refer to "Oscillation Circuit".



5. Handling Devices

5.1 Preventing Latch-up

A latch-up can occur if, on this device, (a) a voltage higher than V_{DD} or a voltage lower than V_{SS} is applied to an input or output pin or (b) a voltage higher than the rating is applied between V_{DD} and V_{SS} . The latch-up, if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use this device, be very careful not to exceed the maximum rating.

5.2 Handling unused pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, using a pull-up or pull-down resistor.

Unused output pin should be opened.

5.3 The attention when the external clock is used

Input the clock to XIN pin, and XOUT pin should be opened when you use the external clock. Please pay attention so that an overshoot and an undershoot do not occur to an input clock of XIN pin.

5.4 Power supply pins

Please design connecting the power supply pin of this device by as low impedance as possible from the current supply source.

We recommend connecting electrolytic capacitor (about 10 μ F) and the ceramic capacitor (about 0.01 μ F) in parallel between Vss and V_{DD} near the device, as a bypass capacitor.

5.5 Oscillation circuit

Noise near the XIN and XOUT pins may cause the device to malfunction. Design printed circuit boards so that electric wiring of XIN or XOUT pin and the resonator do not intersect other wiring.

Design the printed circuit board that surrounds the XIN and XOUT pins with ground.



6. Block Diagram





7. Pin Setting

The modulation clock requires stabilization wait time after the PIN setting is changed. For the modulation clock stabilization wait time, assure the maximum value for "Lock-up time" in the AC Characteristics list in "Electrical Characteristics".

ENS modulation enable setting

ENS		Modulation						
L	No modulation	MB88155-xx0. xx1						
Н	Modulation							

Note : Spectrum does not diffuse when "L" is set to ENS pin. MB88155-xx2, xx3 do not have ENS pin.

XPD power down

XPD		Status
L	Power down status	MB88155-xx2, xx3
Н	Operating status	WIB00100-AA2, AA0

Note : When setting "L" to XPD pin, it becomes power down mode (low power consumption mode) . Both CKOUT and REFOUT of output pins are fixed to "L" output during power down. MB88155-xx0, xx1 do not have XPD pin.

SEL modulation rate setting

SEL	Frequency					
L	$\pm 0.5\%$	MB88155-x1x				
	- 1.0%	MB88155-x0x				
н	± 1.0%	MB88155-x1x				
	- 2.0%	MB88155-x0x				

Note : The modulation rate can be changed at the level of the pin.



Center spread

Spectrum is spread (modulated) by centering on the non-spread frequency.



Down spread

Spectrum is spread (modulated) below the non-spread frequency.





8. Absolute Maximum Ratings

Parameter	Symbol	Rat	ing	Unit	
Parameter	Symbol	Min	Мах	Unit	
Power supply voltage*	V _{DD}	- 0.5	+ 4.0	V	
Input voltage*	Vi	Vss - 0.5	Vdd + 0.5	V	
Output voltage*	Vo	Vss - 0.5	Vdd + 0.5	V	
Storage temperature	Tst	- 55	+ 125	°C	
Operation junction temperature	TJ	- 40	+ 125	°C	
Output current	lo	- 14	+ 14	mA	
Overshoot	VIOVER	—	V_{DD} + 1.0 (tover \leq 50 ns)	V	
Undershoot	VIUNDER	Vss $-$ 1.0 (tunder \leq 50 ns)	—	V	

* : The parameter is based on $V_{SS} = 0.0 V$.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.





9. Recommended Operating Conditions

Parameter	Symbol	ol Pin		Value			
Farameter	Symbol	Pin	Conditions	Min Typ Max			- Unit
Power supply voltage	Vdd	Vdd		3.0	3.3	3.6	V
"H" level input voltage	Vih	XIN, SEL, ENS, XPD	_	V _{DD} × 0.8		V _{DD} + 0.3	V
"L" level input voltage	VIL	XIN, SEL, ENS, XPD	_	Vss		V _{DD} × 0.2	V
Input clock duty cycle	tDCI	XIN	12.5 MHz to 50 MHz	40	50	60	%
Operating temperature	Та			- 40		+ 85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their Cypress representatives beforehand.





10. Electrical Characteristics

DC Characteristics

(Ta = - 40 °C to + 85 °C, V_{DD} = 3.3 V \pm 0.3 V, Vss = 0.0 V)

Parameter	Symphol	Pin	Conditions		Value		
Parameter	Symbol	Pin	Conditions	Min	Тур	Max	Unit
Power supply current	lcc	Vdd	24 MHz output No load capacitance	—	5.0	7.0	mA
			At power-down	—	10	—	μA
Output voltage	Vонс	CKOUT	"H" level output Іон = – 4 mA	V _{DD} - 0.5		Vdd	V
	Vohr	REFOUT	"H" level output Іон = – 3 mA				
	Volc	CKOUT	"L" level output Io∟ = 4 mA	Vss		0.4	V
	Volr	REFOUT	"L" level output Io∟ = 3 mA				
Output impodance	Zoc	CKOUT	12.5 MHz to 80 MHz	—	45		Ω
Output impedance	Zor	REFOUT	12.5 MHz to 50 MHz	—	70		
Input capacitance	Cin	XIN, SEL, ENS/XPD	$ \begin{array}{l} Ta = \ + \ 25 \ ^{\circ}C \\ V_{DD} = V_{i} = 0.0 \ V \\ f = 1 \ MHz \end{array} $	—	_	16	pF
Input pull-up resistor	Rpu	ENS	$V_{IL} = 0.0 V$	25	50	200	kΩ
		REFOUT	12.5 MHz to 50 MHz	_	_	15	pF
Load capacitance	CL	СКОИТ	12.5 MHz to 50 MHz	_	_	15	
		CROUT	50 MHz to 80 MHz			7	



AC Characteristics

Deremeter	Symbol	Dim	Conditions		Value		linit
Parameter	Symbol	Pin	Conditions	Min	Тур	Max	Unit
Oscillation	4	XIN,	Fundamental oscillation	12.5		40	MHz
frequency	f×	XOUT	3 rd overtone	40	_	48	
			MB88155 – 1x0, 1x2	12.5	_	25	MHz
Input frequency	fin	XIN	MB88155 – 1x1, 1x3	25	_	50	
			MB88155 – 4xx	12.5	_	20	
			MB88155 – 1x0, 1x2	12.5	_	25	MHz
		REFOUT	MB88155 – 1x1, 1x3	25	_	50	
Dutput frequency four	£		MB88155 – 4xx	12.5	_	20	
Output frequency	IOUT		MB88155 – 1x0, 1x2	12.5	_	25	
		CKOUT	MB88155 – 1x1, 1x3	25	_	50	
			MB88155 – 4xx	50	_	80	
Outrast alarmenta	SRc	СКОИТ	Load capacitance 15 pF, 0.4 V to 2.4 V	0.4		4.0	V/ns
Output slew rate	REFOUT	Load capacitance 15 pF, 0.4 V to 2.4 V	0.3		2.0		
Output clock	tDCC	CKOUT	1.5 V reference level	40	_	60	%
duty cycle	t DCR	REFOUT	1.5 V reference level	t _{DCI} – 10*1	_	t _{DCI} + 10*1	
Modulation frequency	fмор	СКОИТ	Input frequency at 24 MHz	—	32.4		kHz
Lock-up time*2	tьк	CKOUT		_	2	5	ms
			MB88155 – 1xx Input frequency 12.5 MHz to 20 MHz, No load capacitance, Ta = $+25$ °C, V _{DD} = 3.3 V, Standard deviation σ	—	_	150	ps
Cycle-cycle jitter	tuc	t _{ic} CKOUT	MB88155 – 1xx Input frequency 20 MHz to 50 MHz, No load capacitance, Ta = $+25$ °C, V _{DD} = 3.3 V, Standard deviation σ		_	100	ps
			$\begin{array}{l} \text{MB88155}-4\text{xx}\\ \text{No load capacitance,}\\ \text{Ta}=+25\ ^{\circ}\text{C},\ \text{V}_{\text{DD}}=3.3\ \text{V},\ \text{Standard deviation }\sigma \end{array}$	_	_	200	ps

(Ta = -40 °C to +85 °C, V_{DD} = 3.3 V \pm 0.3 V, V_{SS} = 0.0 V)

*1 : Duty of the REFOUT output is guaranteed only for the following A and B because it depends on t_{DCI} of input clock duty.

A. Resonator input : When resonator is connected with XIN pin and XOUT pin, and oscillates normally. B. External clock input : The input level is Full-swing ($V_{SS} - V_{DD}$).

*2 : The modulation clock requires stabilization wait time after the IC is turned on or released from power-down mode, or after SEL (modulation factor) or ENS (modulation enable) setting is changed. For the modulation clock stabilization wait time, assure the maximum value for the lock-up time.



11. Output Clock Duty Cycle (tDcc, tDcR = tb/ta)



12. Input Frequency ($f_{in} = 1/t_{in}$)



13. Output Slew Rate (SRc, SRR)





14. Cycle-Cycle Jitter ($t_{JC} = |t_n - t_n + 1|$)





15. Modulation Waveform

• Modulation rate \pm 1.0%, example of center spread





16. Lock-Up Time



If the XPD pin is fixed at the "H" level, the maximum time after the power is turned on until the set clock signal is output from CKOUT pin is (the stabilization wait time of input clock to XIN pin) + (the lock-up time "tLK"). For the input clock stabilization time, check the characteristics of the resonator or oscillator used.



If the XPD pin is used for power-down control, the set clock signal is output from the CKOUT pin at most the lock-up time " t_{LK} " after the XPD pin goes "H" level.

(Continued)



(Continued)



If the ENS pin is used for modulation enable control during normal operation, the set clock signal is output from the CKOUT pin at most the lock-up time "t $_{L\kappa}$ " after the level at the ENS pin is determined.

Note : The wait time for the clock signal output from the CKOUT pin to become stable is required after the IC is released from powerdown mode by the XPD pin or after another pin's setting is changed. During the period until the output clock signal becomes stable, neither of the output frequency, output clock duty cycle, modulation period, and cycle-cycle jitter characteristic cannot be guaranteed. It is therefore advisable to take action, such as cancelling a device reset at the stage after the lock-up time has passed.



17. Oscillation Circuit

The following schematic on the left-hand side shows a sample connection of a general resonator. The oscillation circuit contains a feedback resistor (1 $M\Omega$). The values of capacitors (C₁ and C₂) must be adjusted to the optimum constant of the resonator used.

The following schematic on the right-hand side shows a sample connection of a 3rd overtone resonator. The values of capacitors (C_1 , C_2 , and C_3) and inductor (L_1) must be adjusted to the optimum constant of the resonator used.

The most suitable value is different by individual resonator. Please refer to the resonator manufacturer which you use for the most suitable value.

To use an external clock signal (without using the resonator), input the clock signal to the XIN pin with the XOUT pin connected to nothing.





18. Interconnection Circuit Example





19. Spectrum Example Characteristics

The condition of the examples of the characteristic is shown as follows : Input frequency = 16 MHz (Output frequency = 64 MHz : Using MB88155-410 (Multiplied by 4)) Power-supply voltage = 3.3 V, None load capacity. Modulation rate = \pm 1.0% (center spread). Spectrum analyzer HP4396B is connected with CKOUT. The result of the measurement with RBW = 1 kHz (ATT use for -6 dB).





20. Ordering Information

Part number	Input frequency	Multiplica- tion rate	Output frequency	Modulation type	Modulation enable pin	Power down pin	Package	Remarks
MB88155PFT-G- 100-JNE1	12.5 MHz to 25 MHz				Yes	No		
MB88155PFT-G- 101-JNE1	25 MHz to 50 MHz			Down	165	NO		
MB88155PFT-G- 102-JNE1	12.5 MHz to 25 MHz			spread	No	Yes		
MB88155PFT-G- 103-JNE1	25 MHz to 50 MHz	Multiplied	The same as input		NO	165		
MB88155PFT-G- 110-JNE1	12.5 MHz to 25 MHz	by 1	frequency		Yes	No		
MB88155PFT-G- 111-JNE1	25 MHz to 50 MHz			Center	res	NO	8-pin plastic TS- SOP	
MB88155PFT-G- 112-JNE1	12.5 MHz to 25 MHz			spread	No	Yes	(FPT-8P-M07)	
MB88155PFT-G- 113-JNE1	25 MHz to 50 MHz				NO	Tes		
MB88155PFT-G- 400-JNE1	12.5 MHz to 20 MHz			Down	Yes	No		
MB88155PFT-G- 402-JNE1		Multiplied	50 MHz to	spread	No	Yes		
MB88155PFT-G- 410-JNE1		by 4	80 MHz	Center	Yes	No		
MB88155PFT-G- 412-JNE1				spread	No	Yes		
MB88155PFT-G- 100-JN-EFE1	12.5 MHz to 25 MHz				Yes	No		
MB88155PFT-G- 101-JN-EFE1	25 MHz to 50 MHz	Multiplied	The same as input fre-	Down	165	NO	8-pin plastic TS- SOP	Emboss taping
MB88155PFT-G- 102-JN-EFE1	12.5 MHz to 25 MHz	by 1	quency	spread	No	Yes	(FPT-8P-M07)	(EF type)
MB88155PFT-G- 103-JN-EFE1	25 MHz to 50 MHz					103		





Part number	Input frequency	Multiplica- tion rate	Output frequency	Modulation type	Modulation enable pin	Power down pin	Package	Remarks
MB88155PFT-G- 110-JN-EFE1 MB88155PFT-G-	12.5 MHz to 25 MHz 25 MHz to 50				Yes	No		
111-JN-EFE1	MHz	Multiplied	The same as input fre-	Center			8-pin plastic TS- SOP	Emboss taping
MB88155PFT-G- 112-JN-EFE1	12.5 MHz to 25 MHz	by 1	quency	spread	No	Yes	(FPT-8P-M07)	(EF type)
MB88155PFT-G- 113-JN-EFE1	25 MHz to 50 MHz					100		
MB88155PFT-G- 400-JN-EFE1	12.5 MHz to 20 MHz			Down	Yes	No		
MB88155PFT-G- 402-JN-EFE1		Multiplied	50 MHz to	spread	No	Yes	8-pin plastic TS- SOP	Emboss taping
MB88155PFT-G- 410-JN-EFE1	-	by 4	80 MHz	Center	Yes	No	(FPT-8P-M07)	(EF type)
MB88155PFT-G- 412-JN-EFE1				spread	No	Yes		
MB88155PFT-G- 100-JN-ERE1	12.5 MHz to 25 MHz				Vaa	Na		
MB88155PFT-G- 101-JN-ERE1	25 MHz to 50 MHz			Down	Yes	No		
MB88155PFT-G- 102-JN-ERE1	12.5 MHz to 25 MHz			spread	N	N		
MB88155PFT-G- 103-JN-ERE1	25 MHz to 50 MHz	Multiplied	The same		No	Yes		
MB88155PFT-G- 110-JN-ERE1	12.5 MHz to 25 MHz	by 1	as input fre- quency		No.	NI-	•	
MB88155PFT-G- 111-JN-ERE1	25 MHz to 50 MHz			Center	Yes	No	8-pin plastic TS-	Emboss
MB88155PFT-G- 112-JN-ERE1	12.5 MHz to 25 MHz			spread	N	N	SOP (FPT-8P-M07)	taping (ER type)
MB88155PFT-G- 113-JN-ERE1	25 MHz to 50 MHz				No	Yes		
MB88155PFT-G- 400-JN-ERE1	12.5 MHz to 20 MHz			Down	Yes	No		
MB88155PFT-G- 402-JN-ERE1		Multiplied	50 MHz to	spread	No	Yes		
MB88155PFT-G- 410-JN-ERE1		by 4	80 MHz	Center	Yes	No		
MB88155PFT-G- 412-JN-ERE1				spread	No	Yes		



21. Package Dimensions







Document History

Spansion Publication Number: DS04-29119-2Ea

	nt Title: MB nt Number:			n Clock Generator
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	TAOA	11/09/2006	Initial Release
*A	5568597	TAOA	12/29/2016	Updated to Cypress Template



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotivecypress.com/automotiveClocks & Bufferscypress.com/clocksInterfacecypress.com/interfaceInternet of Thingscypress.com/iotLighting & Power Controlcypress.com/powerpsocMemorycypress.com/memory
Interfacecypress.com/interfaceInternet of Thingscypress.com/iotLighting & Power Controlcypress.com/powerpsocMemorycypress.com/memory
Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory
Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory
Memory cypress.com/memory
5 51 5
PSoC cypress.com/psoc
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless/RF cypress.com/wireless

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IoT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2005-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or systems, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.