

# **Technical Note**

RoHS

No.10075EBT13

# Middle Power Class-D Speaker Amplifiers Class-D Speaker Amplifier

for Digital Input with Built-in DSP



## Description

BM5446EFV is a Class D Speaker Amplifier with built-in DSP (Digital Sound Processor) designed for Flat-panel TVs in particular for space-saving and low-power consumption, delivers an output power of 20W+20W. This IC employs state-of-the-art Bipolar, CMOS, and DMOS (BCD) process technology that eliminates turn-on resistance in the output power stage and internal loss due to line resistances up to an ultimate level. With this technology, the IC can achieve high efficiency of 86% (10W+10W output with  $8\Omega$  load). In addition, the IC is packaged in a compact reverse heat radiation type power package to achieve low power consumption and low heat generation and eliminates necessity of external heat-sink up to a total output power of 40W. This product satisfies both needs for drastic downsizing, low-profile structures and many function, high quality playback of sound system.

#### Features

- 1) This IC includes the DSP (digital sound processor) for Audio signal processing for Flat TVs.
- This IC has two input systems of digital audio interface. (I<sup>2</sup>S/LJ/RJ format, LRCLK: 32 kHz/ 44.1kHz / 48kHz, SYS\_CLK: 256fs / 512fs, BCLK: 48fs / 64fs, SDATA: 16 / 20 / 24bit)
- 3) With wide range of power supply voltage, it is possible to operate with single power supply. (Vcc = 10~26V)
- 4) With high efficiency and low heat dissipation contributing to miniaturization, slim design, and also power saving of the system.
- 5) S/N of the system can be optimized by adjusting the gain selection in 16 steps. (20~35dB,1dB/step)
- 6) With built-in feedback circuitry at the output, prevents the decrease in sound quality due to change in power supply voltage. In addition, low noise and low distortion are achieved.
- 7) With a built-in DAC provides best stereo-output for headphone function. As a result, the selection of output of the digital input in two systems is possible.
- 8) It has additional S/PDIF output for the LINE output usage.
- 9) Eliminates pop-noise generated during the power supply on/off. High quality muting performance is realized by using the soft-muting technology.
- This IC is built-in with various protection functions for highly reliability design. (High temperature protection, Under voltage protection, Output short protection, Output DC-Voltage protection and Clock stop protection).

#### Applications

Flat Panel TVs (LCD, Plasma), Home Audio, Desktop PC, Amusement equipments, Electronic Music equipments, etc.

#### ●Absolute maximum ratings (Ta=25°C)

| Parameter                    | Symbol | Ratings    | Unit | Conditions                  |
|------------------------------|--------|------------|------|-----------------------------|
| Supply voltage               | Vcc    | 30         | V    | Pin 27, 30, 31, 51, 52 *1*2 |
|                              |        | 2.0        | W    | *3                          |
| Power dissipation            | Pd     | 4.5        | W    | *4                          |
|                              |        | 6.2        | W    | *5                          |
| Input voltage                | Vin    | -0.3 ~ 4.5 | V    | Pin 5 ~ 14, 22 *1           |
| Open-drain terminal voltage  | Verr   | -0.3 ~ 30  | V    | Pin 26 *1                   |
| Operating temperature range  | Topr   | -25 ~ +85  | °C   |                             |
| Storage temperature range    | Tstg   | -55 ~ +150 | °C   |                             |
| Maximum junction temperature | Tjmax  | +150       | °C   |                             |

\*1 The voltage that can be applied reference to GND (Pin 4, 36, 37, 45, 46) and VSS (Pin 15, 20). \*2 Do not, however exceed Pd and Tjmax=150°C.

\*3 70mm×70mm×1.6mm, FR4, 1-layer glass epoxy board (Copper on bottom layer 0%)

Derating in done at 16mW/°C for operating above Ta=25°C.

\*4 70mm×70mm×1.6mm, FR4, 2-layer glass epoxy board (Copper on bottom layer 100%) Derating in done at 36mW/°C for operating above Ta=25°C. There are thermal via on the board.

\*5 70mm×70mm×1.6mm, FR4, 4-layer glass epoxy board (Copper on bottom layer 100%) Derating in done at 49.6mW/°C for operating above Ta=25°C. There are thermal via on the board.

#### Operating conditions (Ta=25°C)

| Parameter                                  | Symbol            | Ratings | Unit | Conditions                   |
|--|-------------------|---------|------|------------------------------|
| Supply voltage                             | Vcc               | 10 ~ 26 | V    | Pin 27, 30, 31, 51, 52 *1 *2 |
| Minimum load impedance<br>(Speaker Output) | R <sub>L_SP</sub> | 5.4     | Ω    | *6                           |
| Minimum load impedance<br>(DAC Output)     | $R_{L_DA}$        | 20      | kΩ   | Pin 24, 25                   |

\*6 Do not, however exceed Pd.

\* No radiation-proof design.

## •Electrical characteristics

(Unless otherwise specified Ta=25°C,Vcc=13V,f=1kHz,RL\_SP=8Ω,RL\_DA=20kΩ,RESETX=3.3V,MUTEX=3.3V,PDX=3.3V, Gain=20dB, DSP: Through, fs =48kHz)

| Parameter   | Symbol                      | /mbol |         | 1     | Unit  | Conditions   |   |
|---|-----------------------------|-------|---------|-------|-------|--|---|
|   | Cymbol                      | Min.  | Тур.    | Max.  | onit  |  |   |
| Total circuit   |                             |       | 1       |       | 1     |  |   |
| Circuit current                                       | I <sub>CC1</sub>            | -     | 60      | 120   | mA    | Pin 27, 30, 31, 51, 52,No load                               |   |
| Circuit current<br>(Power down mode)                  | I <sub>CC2</sub>            | -     | 2.5     | 5     | mA    | Pin 27, 30, 31, 51, 52,No load<br>RESETX=0V, MUTEX=0V,PDX=0V | , |
| Open-drain terminal<br>Low level voltage              | $V_{\text{ERR}}$            | -     | -       | 0.8   | V     | Pin 26,I <sub>0</sub> =0.5mA                                 |   |
| Regulator output voltage 1                            | $V_{\text{REG}_{G}}$        | 5.0   | 5.5     | 6.0   | V     | Pin 28, 54   |   |
| Regulator output voltage 2                            | $V_{\text{REG}_3}$          | 3.0   | 3.3     | 3.6   | V     | Pin 3  |   |
| Regulator output voltage 3                            | $V_{\text{REG}_{15}}$       | 1.3   | 1.5     | 1.7   | V     | Pin 16   |   |
| High level input voltage                              | V <sub>IH</sub>             | 2.5   | -       | 3.3   | V     | Pin 5 ~ 14, 22   |   |
| Low level input voltage                               | V <sub>IL</sub>             | 0     | -       | 0.8   | V     | Pin 5 ~ 14, 22   |   |
| Input current<br>(Input pull-up terminal)             | I <sub>IL</sub>             | 50    | 100     | 150   | μΑ    | Pin 5 ~ 9,VIN = 0V   |   |
| Input current<br>(Input pull-down terminal)           | I <sub>IH</sub>             | 30    | 70      | 105   | μΑ    | Pin 10 ~ 12, 22,VIN = 3.3V                                   |   |
| Input current<br>(SCL, SDA terminal)                  | lı                          | -     | 0       | 1     | μA    | Pin 13, 14, VIN = 3.3V                                       |   |
| Output current<br>(SCL, SDA terminal)                 | Ιo                          | -1    | 0       | -     | μA    | Pin 13, 14, VIN = 0V   |   |
| High level output voltage<br>(S/PDIF output terminal) | V <sub>OH</sub>             | 2.75  | 3.3     | -     | V     | Pin 23,I <sub>0</sub> =-0.6mA                                |   |
| Low level output voltage<br>(S/PDIF output terminal)  | V <sub>OL</sub>             | -     | 0       | 0.55  | V     | Pin 23,I <sub>0</sub> = 0.6mA                                |   |
| Speaker Output  |                             |       |         | I     |       |  |   |
| Maximum momentary<br>output power 1                   | P <sub>01</sub>             | -     | 10      | -     | W     | THD+n=10%,Gain=26dB  | * |
| Maximum momentary output power 2                      | P <sub>O2</sub>             | -     | 20      | -     | W     | Vcc=18V,THD+n=10%,Gain=26d<br>B                              | * |
| Total harmonic distortion                             | THD <sub>SP</sub>           | -     | 0.07    | -     | %     | P <sub>o</sub> =1W,BW=20~20kHz                               | * |
| Crosstalk   | CT <sub>SP</sub>            | 65    | 80      | -     | dB    | P <sub>0</sub> =1W,BW=IHF-A                                  | * |
| Output noise voltage<br>(Sampling mode)               | $V_{\text{NO}\_\text{SP}}$  | -     | 140     | 280   | µVrms | -∞dBFS,BW=IHF-A  | * |
| Residual noise voltage<br>(Mute mode)                 | $V_{\text{NOR}\_\text{SP}}$ | -     | 5       | 10    | µVrms | MUTEX=0V,-∞dBFS,BW=IHF-A                                     | * |
|   | f <sub>PWM1</sub>           | -     | 512     | -     | kHz   | fs=32kHz   | * |
| PWM sampling frequency                                | f <sub>PWM2</sub>           | -     | 705.6   | -     | kHz   | fs=44.1kHz   | * |
|   | f <sub>PWM3</sub>           | -     | 768     | -     | kHz   | fs=48kHz   | * |
| DAC Output  |                             |       |         | I     |       |  |   |
| Maximum output voltage                                | V <sub>OMAX</sub>           | 0.85  | 1.0     | -     | Vrms  | 0dBFS,THD+n=1%   |   |
| Channel Balance                                       | СВ                          | -1    | 0       | 1     | dB    | 0dBFS  |   |
| Total harmonic distortion                             |                             | -     | 0.05    | 0.5   | %     | -20dBFS,BW=20~20kHz  |   |
| Crosstalk   | CT <sub>DA</sub>            | 65    | 80      | -     | dB    | 0dBFS,BW=IHF-A   |   |
| Output noise voltage                                  | V <sub>NO_DA</sub>          | -     | 10      | 20    | µVrms | -∞dBFS,BW=IHF-A  |   |
| Residual noise voltage                                | V <sub>NOR_DA</sub>         | -     | 3       | 10    | µVrms | MUTEX=0V,PDX=0V,<br>-∞dBFS,BW=IHF-A                          |   |
| Those items show the typical perform                  | · · · ·                     |       | · · · · | · · · |       |  |   |

\*7 These items show the typical performance of device and depend on board layout, parts, and power supply. The standard value is in mounting device and parts on surface of ROHM's board directly.

# •DSP Block Functional Overview 1) Main Signal line function

| No. | Function                                       | Specif   | ication   |  |  |  |  |
|-----|--|--|---|--|--|--|--|
| 1   | Pre-scalar                                     | ·Lch / Rch synchronous control<br>·+24 ~ -103dB (0.5dB step),-∞dB  |   |  |  |  |  |
| 2   | DC cut HPF                                     | ·FC : 1Hz  |   |  |  |  |  |
| 3   | Channel Mixer                                  | • Mixing of the sound of the left and right chaster set up.  | •Mixing of the sound of the left and right channel of the input digital signal to DSP is set up.  |  |  |  |  |
| 4   | P <sup>2</sup> Volume<br>(Perfect Pure Volume) | <ul> <li>There are some scenes when sound becomes large suddenly, like the explosion-scene in TV commercial or in an action movie. The "P2Volume" function controls volume automatically and adjusts the output level.</li> <li>It makes easy to hear small whisper voice, and is adjusted.</li> <li>Attack time : 1ms ~ 40ms (8steps)</li> </ul>  |   |  |  |  |  |
| 5   | BASS   | · Recovery time: 0.25s ~ 10s (16 steps)· Peaking filter is used.· Low shelf filter is used.· Lch / Rch Concurrent control· Lch / Rch Concurrent control· Soft transition function· Lch / Rch Concurrent control· Fc Select : Same as 7 Band Parametric· Soft transition function· Fc Select : Same as 7 Band Parametric· Fc Select : Same as 7 Band Parametric· Gain Select : ±18dB (0.5dB step)· Gain Select : ±18dB (0.5dB step)· Q (Quality Factor) : Same as 7 Band· Q (Quality Factor) : Same as 7 BandParametric Equalizer· Parametric Equalizer |   |  |  |  |  |
| 6   | MIDDLE   | Peaking filter is used.     Lch / Rch Concurrent control     Soft transition function     Fc Select : Same as 7 Band Parametric E     Gain Select : ±18dB (0.5dB step)     Q (Quality Factor) : Same as 7 Band Parametric  |   |  |  |  |  |
| 7   | TREBLE   | <ul> <li>Peaking filter is used.</li> <li>Lch / Rch Concurrent control</li> <li>Soft transition function</li> <li>Fc Select : Same as 7 Band Parametric<br/>Equalizer</li> <li>Gain Select : ±18dB (0.5dB step)</li> <li>Q (Quality Factor) : Same as 7 Band<br/>Parametric Equalizer</li> </ul>   | <ul> <li>High shelf filter is used.</li> <li>Lch / Rch Concurrent control</li> <li>Soft transition function</li> <li>Fc Select : Same as 7 Band Parametric<br/>Equalizer</li> <li>Gain Select : ±18dB (0.5dB step)</li> <li>Q (Quality Factor) : Same as 7 Band<br/>Parametric Equalizer</li> </ul> |  |  |  |  |
| 8   | Scalar 1                                       | <ul> <li>Lch / Rch Concurrent control</li> <li>+24 ~ -103dB (0.5dB step), -∞dB</li> </ul>  |   |  |  |  |  |
| 9   | Pseudo Stereo                                  | <ul> <li>A stereo-feel sound is reproduced for a mini-<br/>3 steps : Pseudo Stereo OFF / Pseudo Stereo (Strong)</li> </ul>   |   |  |  |  |  |
| 10  | Matrix Surround 3D                             | <ul> <li>(Strong)</li> <li>Matrix Surround 3D of a wider sweet spot, and it also with little prolonged viewing and listening with a feeling of fatigue.</li> <li>The acoustic field which does not spoil a vocal feeling of the normal position is played back.</li> <li>Surround : ON / OFF function</li> <li>Loop : ON / OFF function</li> <li>Surround gain select : 16 steps</li> </ul>  |   |  |  |  |  |
| 11  | P <sup>2</sup> Bass<br>(Perfect Pure Bass)     | Clear deep Bass with low distortion.     Lch / Rch Concurrent control     Soft transition function     Frequency select : 4 steps     Gain select : 0 ~ 15dB (1dB step)  |   |  |  |  |  |
| 12  | P <sup>2</sup> Treble<br>(Perfect Pure Treble) | ·Real, pure and crystal clear sound.     ·Lch / Rch Concurrent control     ·Soft transition function     ·Gain select : 0 ~ 15dB (1dB step)  |   |  |  |  |  |
|     |  | ·Lch / Rch Concurrent control  |   |  |  |  |  |

| No. | Function                       | Specification   |
|-----|--------------------------------|---|
| 14  | 7-Band<br>Parametric Equalizer | <ul> <li>Peaking filter is used. (Possible to set the 5 coefficients directly for b0,b1,b2,a1,a2)</li> <li>Lch / Rch Concurrent control</li> <li>Fc select : Setup of 61 divisions (20Hz ~ 20kHz) is possible.</li> <li>Gain select : ±18dB ( 0.5dB step )</li> <li>Q(Quality Factor) : 0.33, 0.43, 0.56, 0.75, 1.0, 1.2, 1.5, 1.8, 2.2, 2.7, 3.3, 3.9, 4.7, 5.6, 6.8, 8.2</li> </ul> |
| 15  | Volume                         | <ul> <li>+24 ~ -103dB (0.5dB step), -∞dB</li> <li>Soft transition and soft mute function</li> <li>Lch / Rch Concurrent control, Sub-Woofer ch Independent control</li> </ul>  |
| 16  | Balance                        | <ul> <li>It decreases by 1dB step from a volume setting value.</li> <li>(Lch/Rch : 0dB/-∞dB, 0dB/-126dB, 0dB/-125dB,, 0dB/0dB,, 125dB/0dB, -26dB/0dB, -∞dB/0dB)</li> </ul>  |
| 17  | Post-scaler                    | <ul> <li>Lch / Rch Concurrent control, Sub-Woofer ch Independent control</li> <li>+24 ~ -103dB (0.5dB step), -∞dB</li> </ul>  |
| 18  | Output Clipper                 | <ul> <li>A clip with an arbitrary output amplitude is possible.</li> <li>Lch / Rch Concurrent control, Sub-Woofer ch Independent control</li> </ul>   |

## 2) Sub Signal line function

| No. | Function                       | Specification   |
|-----|--------------------------------|---|
| 19  | Channel Mixer                  | <ul> <li>Mixing of the sound of the left and right channel of the input digital signal to DSP is set up.</li> <li>Lch (Lch is input, (Lch+Rch)/2 is input, Rch is input), Rch (Rch is input, (Lch+Rch)/2 is input, Lch is input)</li> </ul> |
| 20  | LPF                            | ·LPF for Sub-Woofer<br>·Fc= 60Hz, 80Hz, 100Hz, 120Hz, 160Hz, 200Hz, 240Hz, 280Hz  |
| 21  | 3-Band<br>Parametric Equalizer | Peaking or low shelf or high shelf filter is used.     Lch / Rch Concurrent control   |
| 22  | Volume                         | <ul> <li>+24 ~ -103dB (0.5dB step), -∞dB</li> <li>Soft transition and soft mute function</li> <li>Lch / Rch Concurrent control, Sub-Woofer ch Independent control</li> </ul>  |
| 23  | Balance                        | <ul> <li>It decreases by 1dB step from a volume setting value.</li> <li>(Lch/Rch : 0dB/-∞dB, 0dB/-126dB, 0dB/-125dB, ·····, 0dB/0dB, ····, -125dB/0dB, -126dB/0dB, -∞dB/0dB )</li> </ul>  |
| 24  | Post-scaler                    | <ul> <li>Lch / Rch Concurrent control, Sub-Woofer ch Independent control.</li> <li>+24 ~ -103dB (0.5dB step), -∞dB</li> </ul>   |
| 25  | Output Clipper                 | <ul> <li>A clip with an arbitrary output amplitude is possible.</li> <li>Lch / Rch Concurrent control, Sub-Woofer ch Independent control.</li> </ul>  |



VCC=13V

VCC=18V

Electrical characteristic curves(V<sub>CC</sub>=13V,RL\_SP=8Ω,RL\_DA=20kΩ,Gain=20dB,fin=1kHz,fs=48kHz,by passing DSP) Measured by ROHM designed 4 layer board.





3

2

1

ICC(A)

0.001 0.01 0.1 1 10 OUTPUT POWER(W)

Fig.9 Crosstalk - Output power



Fig.12 Wave form when Activating Soft-mute

Electrical characteristic curves(V<sub>CC</sub>=18V,RL\_SP=8Ω,RL\_DA=20kΩ,Gain=20dB,fin=1kHz,fs=48kHz,by passing DSP) Measured by ROHM designed 4 layer board.





THD+N - Output power



Fig.19 Crosstalk - Frequency



Fig.17

THD+N - Frequency

0 Without Signal BW=20~20KHz -20 -40 NOISE FFT(dBV) -60 -80 -100 -120 -140 10 100 100k 1k 10k FREQUENCY(Hz) Fig.15

FFT of output noise voltage



Fig.18

Crosstalk - Output power

#### Pin configuration and Block diagram



## Pin function explanation (Provided pin voltages are typ. Values)

| Pin No.          | Pin name                          | Pin voltage | n voltages are typ. Values)<br>Pin explanation  | Internal equivalence circuit                          |
|------------------|-----------------------------------|-------------|---|---|
| 54<br>28         | REG_G1<br>REG_G2                  | 5.5V        | Internal power supply pin for ch1 Gate driver<br>Internal power supply pin for ch2 Gate driver<br>Please connect the capacitor. | 52,51<br>30,31<br>54<br>28<br>5550K<br>45,46<br>36,37 |
| 1                | FILP                              | 1.75~2.55V  | Bias pin for PWM signal<br>Please connect the capacitor.  |   |
| 2                | FILA                              | 2.5V        | Bias pin for Analog signal<br>Please connect the capacitor.   | ©7  |
| 3                | REG3                              | 3.3V        | Internal power supply pin for Digital circuit<br>Please connect the capacitor.  | 27<br>3<br>↓<br>500K<br>4                             |
| 4                | GNDA                              | 0V          | GND pin for Analog signal   | _   |
| 5                | SYS_CLK                           | 3.3V        | System-Clock input pin  |   |
| 6<br>7<br>8<br>9 | BCLK<br>LRCLK<br>SDATA1<br>SDATA2 | 3.3V        | Digital audio signal input pin  |   |
| 10               | RESETX                            |             | Reset pin for Digital circuit<br>H: Reset OFF<br>L: Reset ON  |   |
| 11               | MUTEX                             | 0V          | Speaker output mute control pin<br>H: Mute OFF<br>L: Mute ON  |   |
| 12               | PDX                               |             | Power down control pin<br>H: Power down OFF<br>L: Power down ON   |   |

| Pin<br>No. | Pin name     | Pin voltage | Pin explanation                               | Internal equivalence circuit |
|------------|--------------|-------------|---|------------------------------|
| 13         | SCL          | _           | I <sup>2</sup> C transmit clock input pin     | 13                           |
| 14         | SDA          | -           | I <sup>2</sup> C data input/output pin        |                              |
| 15<br>20   | VSS1<br>VSS2 | 0V          | GND pin for Digital I/O                       | _                            |
| 16         | REG_15       | 1.5V        | Internal power supply pin for Digital circuit |                              |
| 17         | TEST1        | _           | Test pin<br>Please connect to VSS.            |                              |
| 18         | VDD          | 3.3V        | Power supply pin for Digital I/O              | -                            |
| 19         | PLL          | 1V          | PLL's filter pin                              |                              |
| 21         | TEST2        | ΟV          | Test pin<br>Please connect to VSS.            |                              |
| 22         | ADDR         | 0V          | I <sup>2</sup> C Slave address select pin     |                              |

| Pin<br>No.                 | Pin name             | Pin voltage | Pin explanation  | Internal equivalence circuit |
|----------------------------|----------------------|-------------|--|------------------------------|
| 23                         | OUT_SPDIF            | _           | S/PDIF output pin  |                              |
| 24<br>25                   | OUT_DAC2<br>OUT_DAC1 | 2.5V        | ch2 DAC output pin<br>ch1 DAC output pin<br>Please connect it with the latter part circuit<br>through the capacitor. |                              |
| 26                         | ERROR                | 3.3V        | Error flag pin<br>Please connect pull-up resistor.<br>H: While Normal<br>L: While Error                              |                              |
| 27                         | VCCA                 | Vcc         | Power supply pin for Analog signal   | -                            |
| 30<br>31                   | VCCP2                | Vcc         | Power supply pin for ch2 PWM signal  | (30,31) + +                  |
| 33<br>34                   | OUT2P                | Vcc~0V      | Output pin of ch2 positive PWM signal<br>Please connect to Output LPF.   |                              |
| 35                         | BSP2P                | _           | Boot-strap pin of ch2 positive<br>Please connect the capacitor.  |                              |
| 36<br>37                   | GNDP2                | 0V          | GND pin for ch2 PWM signal   |                              |
| 38<br>39                   | OUT2N                | Vcc~0V      | Output pin of ch2 negative PWM signal Please connect to Output LPF.  |                              |
| 40                         | BSP2N                | —           | Boot-strap pin of ch2 negative<br>Please connect the capacitor.  |                              |
| 42                         | BSP1N                | _           | Boot-strap pin of ch1 negative<br>Please connect the capacitor.  | (51,52)                      |
| 43<br>44                   | OUT1N                | Vcc~0V      | Output pin of ch1 negative PWM signal Please connect to Output LPF.  |                              |
| 45<br>46                   | GNDP1                | 0V          | GND pin for ch1 PWM signal   |                              |
| 47                         | BSP1P                | _           | Boot-strap pin of ch1 positive<br>Please connect the capacitor.  | 48,49                        |
| 48<br>49                   | OUT1P                | Vcc~0V      | Output pin of ch1 positive PWM signal Please connect to Output LPF.  |                              |
| 51<br>52                   | VCCP1                | _           | Power supply pin for ch1 PWM signal  | (45,46)                      |
| 29<br>32<br>41<br>50<br>53 | N.C.                 | _           | Non connection pin   | _                            |

#### RESETX pin function

| RESETX<br>(10pin) | State of Digital block |
|-------------------|------------------------|
| L                 | Reset ON               |
| Н                 | Reset OFF              |

#### ●PDX pin,MUTEX pin function

| PDX<br>(12pin) | MUTEX<br>(11pin) | Power Down | DAC output<br>(24,25pin) | PWM output<br>(33,34,38,39,43,44,48pin) |
|----------------|------------------|------------|--------------------------|---|
| L              | L or H           | ON         | HiZ_Low                  | Lli7 Low                                |
| Н              | L                | OFF        | Normal anaratian         | HiZ_Low                                 |
| Н              | Н                | OFF        | Normal operation         | Normal operation                        |

#### Input digital audio sampling frequency (fs) explanation

PWM sampling frequency, Soft-start, Soft-mute time, and the detection time of the DC voltage protection in the speaker depends on sampling frequency (fs) of the digital audio input.

| Sampling frequency of the<br>Digital audio input<br>(fs) | PWM sampling frequency<br>(fpwm) | Soft-start / Soft-mute time | DC voltage protection in the speaker detection time |
|--|----------------------------------|-----------------------------|---|
| 32kHz  | 512kHz                           | 64msec.                     | 64msec.   |
| 44.1kHz  | 705.6kHz                         | 46msec.                     | 46msec.   |
| 48kHz  | 768kHz                           | 43msec.                     | 43msec.   |

#### •For voltage gain (Gain setting)

BM5446EFV prescribe voltage gain at speaker output (BTL output) under the definition 0dBV (1Vrms) as full scale input of the digital audio input signal. For example, digital audio input signal = Full scale input, Gain setting = 20dB, Load resistance RL\_SP=  $8\Omega$  will give speaker output (BTL output) amplitude as 10Vrms. (Output power Po =  $Vo^2/RL_SP=12.5W$ )

#### Speaker output

DSP output signal SDATAO1 will be output to the speaker. (SDATAO2 will not be output to the speaker. DAC output can be selected either from DSP output signal SDATAO1 or SDATAO2.)

## I<sup>2</sup>C Bus control signal specification

1) Electrical characteristics and Timing of Bus line and I/O stage



|    | Deveneter  | Currents of  | High spee   | ed mode | 1.1  |
|----|--|--------------|-------------|---------|------|
|    | Parameter  | Symbol       | Min.        | Max.    | Unit |
| 1  | SCL clock frequency  | <b>f</b> SCL | 0           | 400     | kHz  |
| 2  | Bus free time between "Stop" condition and "Start" condition   | tBUF         | 1.3         | -       | μs   |
| 3  | Hold-time of (sending again)"Start" condition. After this period the first clock pulse is generated. | tHD;STA      | 0.6         | -       | μs   |
| 4  | SCL clock's LOW state Hold-time  | tLOW         | 1.3         | -       | μs   |
| 5  | SCL clock's HIGH state Hold-time   | tHIGH        | 0.6         | -       | μs   |
| 6  | Set-up time of sending again "Start" condition   | tSU;STA      | 0.6         | -       | μs   |
| 7  | Data hold time   | tHD;DAT      | 0 *1        | -       | μs   |
| 8  | Data set-up time <sup>*2</sup>   | tSU;DAT      | 500/250/150 | -       | ns   |
| 9  | Rise-time of SDA and SCL signal  | tR           | 20+Cb       | 300     | ns   |
| 10 | Fall-time of SDA and SCL signal  | tF           | 20+Cb       | 300     | ns   |
| 11 | Set-up time of "Stop" condition  | tSU;STO      | 0.6         | -       | μs   |
| 12 | Capacitive load of each bus line   | Cb           | -           | 400     | pF   |

The above-mentioned numerical values are all the values corresponding to VIH min and the VIL max level.

\*1 To exceed an undefined area on the fall-edge of SCL (VIH min of the SCL signal), the transmitting set should internally

offer the holding time of 300ns or more for the SDA signal.

\*2 The data set-up time is different according to the setting of SYS\_CLK.

When SYS\_CLK=128fs it is 500ns, for SYS\_CLK=256fs it is 250ns, for SYS\_CLK=512fs it will be 150ns.

\*3 SCL and SDA pin is not corresponding to threshold tolerance of 5V.

Please use it within 4.5V of the absolute maximum rating.

2) Command interface

I<sup>2</sup>C Bus control is used for command interface between host CPU. It not only writes but also it is possible to read it excluding a part of register. In addition to "Slave Address ", set and write 1 byte of "Select Address " to read out the data. I<sup>2</sup>C bus Slave mode format is illustrated below.

|   | MSB LSE       | 3 | MSB            | LSB |   | MSB  | LSB |   |   | _ |
|---|---------------|---|----------------|-----|---|------|-----|---|---|---|
| S | Slave Address | Α | Select Address | 6   | А | Data |     | А | Ρ |   |

S : Start Condition

Slave Address : The data of eight bits in total is sent putting up bit of Read mode (H) or Write mode (L) after slave address (7bit) set with the terminal ADDR. (MSB first)

- A : The acknowledge bit adds to data that the acknowledge is sent and received in each byte. When data is correctly sent and received, "L"is sent and received.
  - There was no acknowledgement for "H".
- Select Address : The select address in one byte is used.(MSB first)
- Data : Data byte is sent and received data(MSB first)

P : Stop Condition



3) Slave Address

|                | ADDR     | pin (22pin        | ) is"l | "     |           |          |          |                 |     |                          |         |     |         |   |   |   |
|----------------|----------|-------------------|--------|-------|-----------|----------|----------|-----------------|-----|--------------------------|---------|-----|---------|---|---|---|
| MSB            |          |                   |        |       |           |          | 10       |                 |     |                          | LSB     | .,  | 1       |   |   |   |
|                | 46       | A5                | 1      | 44    | A3        |          | A2       | A1              |     | A0                       | R/V     |     |         |   |   |   |
|                | 1        | 0                 |        | 0     | 0         |          | 0        | 0               |     | 0                        | 1/0     | )   |         |   |   |   |
| • While<br>MSB | e ADDR   | pin (22pin        | ) is"ł | ⊣"    |           |          |          |                 |     |                          | LSB     |     |         |   |   |   |
| A              | 46       | A5                |        | 44    | A3        |          | A2       | A1              |     | A0                       | R/V     | V   |         |   |   |   |
|                | 1        | 0                 |        | 0     | 0         |          | 0        | 0               |     | 1                        | 1/0     | )   |         |   |   |   |
| · Auto-        |          | Address           | A      | Selec | t Address | A<br>: N | Į        | ata<br>to Slave | A   | P: S                     | lave to | Mas | ter     |   |   |   |
| S              | Slave    | Address           | А      | Selec | t Address | Α        | Da       | ta 1            | А   | Data 2                   | А       |     | Data 3. | N | Α | Ρ |
|                |          |                   |        |       |           | : N      | laster 1 | to Slave        | ,   | : s                      | lave to | Mas | ter     |   |   |   |
|                | all, the | address following |        |       |           |          |          |                 |     | in the regi<br>Please do |         |     |         |   |   |   |
| S              | Slave    | Address           | А      | Re    | q_Addr    | Α        | Sele     | ct Addre        | ess | A P                      |         |     |         |   |   |   |
| (ex.)          | 80h      |                   | D      | Dh    |           | 2        | 20h      |                 | •   | <u> </u>                 |         |     |         |   |   |   |

| S     | Slave Address | Α   | Data 1 | А | Data 2 | А | А   | Data N | Ā | Р |  |
|-------|---------------|-----|--------|---|--------|---|-----|--------|---|---|--|
| (ex.) | 81h           | **h | **h    |   |        |   | **h |        |   |   |  |

Master to Slave, Slave to Master, A : With Acknowledge, Ā : Without Acknowledge

## 6) Instruction Code Chart (Select Address)

| $\sim$ | LSB                                  |                       |                               |                                 |                                 |                                 |                                   |                                   |                                     |
|--------|--------------------------------------|-----------------------|-------------------------------|---------------------------------|---------------------------------|---------------------------------|-----------------------------------|-----------------------------------|-------------------------------------|
| MSE    |                                      | 0                     | 1                             | 2                               | 3                               | 4                               | 5                                 | 6                                 | 7                                   |
| 0      | I/O Setting<br>CLK Setting           |                       | RAM<br>Clear                  |                                 | Input SEL<br>S-P2,S-P1          | Output SEL<br>P-S2,P-S1         | SPDIFO<br>Output SEL              |                                   |                                     |
| 1      | SPDIF                                | MUTE<br>Setting       | SPDIF OUT<br>Setting1         | SPDIF OUT<br>Setting2           | SPDIF OUT                       |                                 |                                   |                                   |                                     |
| 2      | DSP<br>Volume                        | PRE Scaler<br>Setting | DC Cut<br>HPF                 | CH Mixer1<br>DSP                | CH Mixer2<br>DF2, DF1           | Scaler1<br>Setting              | Scaler2<br>Setting                | Main Volume<br>Setting            | Main Balance<br>Setting             |
| 3      | Sub Clipper<br>P <sup>2</sup> Volume | Sub Clipper<br>ON/OFF | Sub Clipper<br>Setting1       | Sub Clipper<br>Setting2         | P <sup>2</sup> V Setting1       | P <sup>2</sup> V_MIN            | P <sup>2</sup> V_MAX              | P <sup>2</sup> V_K                | P <sup>2</sup> V_OFS                |
| 4      | DSP<br>TONE                          | BASS<br>Control       | BASS<br>Frequency             | BASS<br>Quality factor          | BASS<br>Gain                    | MIDDLE<br>Control               | MIDDLE<br>Frequency               | MIDDLE<br>Quality factor          | MIDDLE<br>Gain                      |
| 5      | DSP<br>7BandP-EQ                     | 7Band1<br>Control     | 7Band1<br>Frequency           | 7Band1<br>Quality factor        | 7Band1<br>Gain                  | 7Band2<br>Control               | 7Band2<br>Frequency               | 7Band2<br>Quality factor          | 7Band2<br>Gain                      |
| 6      | DSP<br>7BandP-EQ                     | 7Band5<br>Control     | 7Band5<br>Frequency           | 7Band5<br>Quality factor        | 7Band5<br>Gain                  | 7Band6<br>Control               | 7Band6<br>Frequency               | 7Band6<br>Quality factor          | 7Band6<br>Gain                      |
| 7      | DSP<br>Sound Effect                  | Surround<br>Setting   | Pseudo<br>Stereo              | P <sup>2</sup> Bass<br>Setting1 | P <sup>2</sup> Bass<br>Setting2 | P <sup>2</sup> Bass<br>Setting3 | P <sup>2</sup> Treble<br>Setting1 | P <sup>2</sup> Treble<br>Setting2 | P <sup>2</sup> Bass<br>Soft_T Start |
| 8      | DSP<br>3BandP-EQ                     | 3Band1<br>Control     | 3Band1<br>Frequency           | 3Band1<br>Quality factor        | 3Band1<br>Gain                  | 3Band2<br>Control               | 3Band2<br>Frequency               | 3Band2<br>Quality factor          | 3Band2<br>Gain                      |
| 9      |                                      |                       |                               |                                 |                                 |                                 |                                   |                                   |                                     |
| А      | PLLA                                 | PLLA<br>Setting1      |                               |                                 |                                 |                                 |                                   | Sync<br>Detect1                   | Sync<br>Detect2                     |
| В      | Power<br>Stage                       | Power Stage<br>Gain   | Power Stage<br>Test1          | Power Stage<br>Test2            | Power Stage<br>Test3            | Power Stage<br>Test4            | Power Stage<br>Test5              | Power Stage<br>Test6              | Power Stage<br>Test7                |
| С      |                                      |                       |                               |                                 |                                 |                                 |                                   |                                   |                                     |
| D      | Read Base<br>Address                 | Read Base<br>Address  |                               |                                 |                                 |                                 |                                   |                                   |                                     |
| Е      |                                      |                       |                               |                                 |                                 |                                 |                                   |                                   |                                     |
| F      | TEST<br>Mode                         | PU<br>Setting         | Initial Setting<br>TEST Mode1 | TEST Mode2                      | MCLK DIV<br>Setting             | PLLA Initial<br>Setting1        | PLLA Initial<br>Setting2          | PLLA Initial<br>Setting3          | PLLA Initial<br>Setting4            |

| MSE | LSB                        | 8                                     | 9                      | А                         | В                                | С                                | D                                | E                                | F                     |
|-----|----------------------------|---------------------------------------|------------------------|---------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|-----------------------|
| 0   | I/O Setting<br>CLK Setting | SYSCLK SEL1<br>DSP                    |                        |                           | I <sup>2</sup> S Format1<br>S-P1 | I <sup>2</sup> S Format2<br>S-P2 | I <sup>2</sup> S Format3<br>P-S1 | I <sup>2</sup> S Format4<br>P-S2 |                       |
| 1   | SPDIF                      |                                       |                        |                           |                                  |                                  |                                  |                                  |                       |
| 2   | DSP<br>Volume              | Main Post<br>Scalar Setting           | Main Clipper<br>ON/OFF | Main Clipper<br>Setting1  | Main Clipper<br>Setting2         | Sub Volume<br>Setting            | Sub Balance<br>Setting           | Sub Post<br>Scalar Setting       | Sub Input<br>Selector |
| 3   | P <sup>2</sup> Volume      | A_RATE<br>R_RATE                      | A_TIME<br>R_TIME       | A_RATE_Low<br>R_RATE_Low  | AR_TIME_<br>Low                  | Pulse Sound<br>Setting1          |                                  |                                  |                       |
| 4   | DSP<br>TONE                | TREBLE<br>Control                     | TREBLE<br>Frequency    | TREBLE<br>Quality factor  | TREBLE<br>Gain                   | TONE Control<br>Soft_T Start     |                                  |                                  |                       |
| 5   | DSP<br>7Band P-EQ          | 7Band3<br>Control                     | 7Band3<br>Frequency    | 7Band3<br>Quality factor  | 7Band3<br>Gain                   | 7Band4<br>Control                | 7Band4<br>Frequency              | 7Band4<br>Quality factor         | 7Band4<br>Gain        |
| 6   | DSP<br>7Band P-EQ          | 7Band7<br>Control                     | 7Band7<br>Frequency    | 7Band7<br>Quality factor  | 7Band7<br>Gain                   |                                  | CRAM Auto<br>Over Write          | CRAM Auto<br>Setting1            | CRAM Auto<br>Setting2 |
| 7   | DSP<br>Sound Effect        | P <sup>2</sup> Treble<br>Soft_T Start |                        | Sub Woofer<br>LPF Setting |                                  |                                  |                                  |                                  |                       |
| 8   | DSP<br>3BandP-EQ           | 3Band3<br>Control                     | 3Band3<br>Frequency    | 3Band3<br>Quality factor  | 3Band3<br>Gain                   | P-EQ<br>Setting1                 | P-EQ<br>Setting2                 | P-EQ<br>Setting3                 | P-EQ<br>Setting4      |
| 9   |                            |                                       |                        |                           |                                  |                                  |                                  |                                  |                       |
| А   | PLLA                       | Sync<br>Detect3                       | Sync<br>Detect4        |                           |                                  |                                  |                                  |                                  |                       |
| В   | Power Stage                | C2D speed                             | Refresh                | Test8                     |                                  |                                  |                                  |                                  |                       |
| С   |                            |                                       |                        |                           |                                  |                                  |                                  |                                  |                       |
| D   | Read Base<br>Address       |                                       |                        |                           |                                  |                                  |                                  |                                  |                       |
| Е   |                            |                                       |                        |                           |                                  |                                  |                                  |                                  |                       |
| F   | TEST<br>Mode               | RAM Test<br>Setting1                  | RAM Test<br>Setting2   | RAM Test<br>Setting3      | RAM Test<br>Setting4             | RAM Test<br>Setting5             | DSP Mute<br>Set                  |                                  |                       |

## •Format of digital audio input

SYS\_CLK: It is System Clock input signal.
 It will input LRCLK, BCLK, SDATA1 (SDATA2) that synchronizes with this clock that are 128 times of sampling frequency (128fs), 256 times of sampling frequency (256fs), or 512 times frequency (512fs) of sampling frequency (fs).

- LRCLK: It is L/R clock input signal. It corresponds to 32kHz/44.1kHz/48kHz with those clock (fs) that are same to the sampling frequency (fs). The audio data of a left channel and a right channel for one sample is input to this section.
- BCLK: It is Bit Clock input signal.

It is used for the latch of data in every one bit by sampling frequency's 48 times frequency (48fs) or 64 times sampling frequency (64fs). However if the 48fs being selected, the input will be Right-justified data format and held static.

SDATA1 & SDATA2: It is Data input signal.
 It is amplitude data. The data length is different according to the resolution of the input digital data.
 It corresponds to 16/ 20/ 24 bit.

The digital input has I2S, Left-justified and Right-justified formats. The figure below shows the timing chart of each transmission mode.



#### Power supply start-up sequence



## Power supply shut-down sequence



## • About the protection function

| Protection function                  |                     | Detecting & Releasing condition                            | DAC<br>Output       | PWM<br>Output      | ERROR<br>Output |  |
|--------------------------------------|---------------------|--|---------------------|--------------------|-----------------|--|
| Output short protection              | Detecting condition | Detecting current = 10A (TYP.)                             | Normal              | HiZ_Low<br>(Latch) | L<br>(Latch)    |  |
| DC voltage protection in the speaker | Detecting condition | PWM output Duty=0% or 100%<br>43msec(fs=48kHz) above fixed | operation           | HiZ_Low<br>(Latch) | L<br>(Latch)    |  |
| High temperature                     | Detecting condition | Chip temperature to be above 150°C (TYP.)                  | Normal              | HiZ_Low            | H               |  |
| protection                           | Releasing condition | Chip temperature to be below 120°C (TYP.)                  | operation           | Normal operation   | 11              |  |
| Under voltage                        | Detecting condition | Power supply voltage to be below 8V (TYP.)                 | Normal              | HiZ_Low            | н               |  |
| protection                           | Releasing condition | Power supply voltage to be above 9V (TYP.)                 | operation           | Normal operation   |                 |  |
| Clock stop protostion                | Detecting condition | No change to SYS_CLK more than 1usec (TYP.)                | Irregular<br>output | HiZ_Low            | н               |  |
| Clock stop protection                | Releasing condition | Input to SYS_CLK   | Normal operation    | Normal operation   |                 |  |

- 1) Output short protection(Short to the power supply)
  - This IC has the output short protection circuit that stops the PWM output when the PWM output is short-circuited to the power supply due to abnormality.
    - Detecting condition It will detect when MUTE pin is set High and the current that flows in the PWM output pin becomes 10A(TYP.) or more. The PWM output instantaneously enters the state of HiZ-Low if detected, and IC does the latch.

Releasing method - After the MUTEX pin is set Low once, the MUTEX pin is set High again.



#### 2) Output short protection(Short to GND)

BM5446EFV has the output short protection circuit that stops the PWM output when the PWM output is short-circuited to GND due to abnormality.

Detecting condition - It will detect when MUTE pin is set High and the current that flows in the PWM output terminal becomes 10A(TYP.) or more. The PWM output instantaneously enters the state of HiZ-Low if detected, and IC does the latch.

Releasing method – ①After the MUTEX pin is set Low once, the MUTEX pin is set High again.



3) DC voltage protection in the speaker

- When the DC voltage in the speaker is impressed due to abnormality, this IC has the protection circuit where the speaker is defended from destruction.
  - Detecting condition It will detect when MUTE pin is set High and PWM output Duty=0% or 100% , 43msec(fs=48kHz) or above. Once detected, The PWM output instantaneously enters the state of HiZ-Low, and IC does the latch.

Releasing method – ①After the MUTEX pin is set Low once, the MUTEX pin is set High again. ②Turning on the power supply again



## 4) High temperature protection

BM5446EFV has the high temperature protection circuit that prevents thermal reckless driving under an abnormal state for the temperature of the chip to exceed Tjmax=150°C.

Detecting condition - It will detect when MUTE pin is set High and the temperature of the chip becomes 150°C(TYP.) or more. The speaker output is muted through a soft-mute when detected.

Releasing condition - It will release when MUTE pin is set High and the temperature of the chip becomes 120°C(TYP.) or less. The speaker output is outputted through a soft-start when released.



#### 5) Under voltage protection

BM5446EFV has the under voltage protection circuit that make speaker output mute once detecting extreme drop of the power supply voltage.

Detecting condition – It will detect when MUTE pin is set High and the power supply voltage becomes lower than 8V. The speaker output is muted through a soft-mute when detected.

Releasing condition – It will release when MUTE pin is set High and the power supply voltage becomes more than 9V. The speaker output is outputted through a soft-start when released.



#### 6) Clock stop protection

BM5446EFV has the clock stop protection circuit that make the speaker output mute when the SYS\_CLK signal of the digital audio input stops.

Detecting condition - It will detect when MUTE pin is set High and the SYS\_CLK signal doesn't change for about 1usec or more. The speaker output is muted through a soft-mute when detected.

Releasing condition - It will release when MUTE pin is set High and the SYS\_CLK signal returns to the normal clock operation. The speaker output is outputted through a soft-start when released.



## Application Circuit Example (RL\_SP=8Ω)



## • **BOM list**(RL\_SP = $8\Omega$ )

| Parts        | Parts No.                        | Value     | Company    | Product No.       | Rated<br>Voltage | Tolerance | Size         |
|--------------|----------------------------------|-----------|------------|-------------------|------------------|-----------|--------------|
| IC           | U1                               | _         | ROHM       | BM5446EFV         | -                | -         | 18.5mm×9.5mm |
| la duatan    |                                  | 00.11     | токо       | 1168ER-0001       | -                | (±20%)    | 10.3mm×7.6mm |
| Inductor     | L33, L38, L43, L48               | 22µH      | SAGAMI     | DBE7210H-220M     | _                | (±20%)    | 10.5mm×6.4mm |
| Resistor     | R33B, R38B<br>R43B, R48B         | 5.6Ω      | ROHM       | MCR18PZHZFL5R60   | 1/4W             | F(±1%)    | 3.2mm×1.6mm  |
| 110313101    | R19                              | 1.5kΩ     |            | MCR01MZPF1501     | -                | -         | 1.0mm×0.5mm  |
|              | C33, C38, C42, C47               | 1µF       |            | GRM185B31C105KE43 | 16V              | B(±10%)   | 1.6mm×0.8mm  |
|              | C27, C30, C45                    | 0.1µF     |            | GRM188B31H104KA92 | 50V              | B(±10%)   | 1.6mm×0.8mm  |
|              | C33A, C38A<br>C43A, C48A         | 0.068µF   |            | GRM21BB11H683KA01 | 50V              | B(±10%)   | 2.0mm×1.25mm |
|              | C31C, C43C                       | 0.33µF    |            | GRM219B31H334KA87 | 50V              | B(±10%)   | 2.0mm×1.25mm |
| Capacitor    | C28, C54                         | 3.3µF     | MURATA     | GRM188B31A335KE15 | 10V              | B(±10%)   | 1.6mm×0.8mm  |
|              | C1, C2, C3<br>C16, C18, C25, C24 | 1µF       |            | GRM185B30J105KE25 | 6.3V             | B(±10%)   | 1.6mm×0.8mm  |
|              | C33B, C38B<br>C43B, C48B         | 470pE GRM |            | GRM188B11H471KA   | 50V              | B(±10%)   | 2.0mm×1.2mm  |
|              | C19                              | 0.027µF   |            | GRM188B11C273KA01 | 16V              | B(±10%)   | 1.6mm×0.8mm  |
|              | C20                              | 2700pF    |            | GRM188B11E272KA01 | 25V              | B(±10%)   | 1.6mm×0.8mm  |
| Electrolytic | C30D, C45D                       | 220µF     | Panasonic  | ECA1VMH221        | 35V              | ±20%      | φ8mm×11.5mm  |
| Capacitor    | C27D                             | 10µF      | r anasunic | EEUFC1H100L       | 50V              | ±20%      | φ5mm×11mm    |

## Application Circuit Example(RL\_SP =6Ω)



## • **BOM list**(RL\_SP = $6\Omega$ )

| Parts        | Parts No.                                | Value   | Company   | Product No.       | Rated<br>Voltage | Tolerance | Size         |
|--------------|--|---------|-----------|-------------------|------------------|-----------|--------------|
| IC           | U1                                       | _       | ROHM      | BM5446EFV         | _                | _         | 18.5mm×9.5mm |
| Inductor     | L33, L38, L43, L48                       | 15µH    | SAGAMI    | DBE7210H-150M     | Ι                | (±20%)    | 10.5mm×6.4mm |
| Resistor     | R33B, R38B<br>R43B, R48B                 | 5.6Ω    | ROHM      | MCR18PZHZFL5R60   | 1/4W             | F(±1%)    | 3.2mm×1.6mm  |
| Resision     | R19                                      | 1.5kΩ   | ROHM      | MCR01MZPF1501     |                  |           | 1.0mm×0.5mm  |
|              | C33, C38, C42, C47                       | 1µF     |           | GRM185B31C105KE43 | 16V              | B(±10%)   | 1.6mm×0.8mm  |
|              | C27, C30, C45, C33A,<br>C38A, C43A, C48A | 0.1µF   |           | GRM188B31H104KA92 | 50V              | B(±10%)   | 1.6mm×0.8mm  |
|              | C31C, C43C                               | 0.47µF  |           | GRM21BB31H474KA87 | 50V              | B(±10%)   | 2.0mm×1.2mm  |
| Conscitor    | C28, C54                                 | 3.3µF   |           | GRM188B31A335KE15 | 10V              | B(±10%)   | 1.6mm×0.8mm  |
| Capacitor    | C1, C2, C3<br>C16, C18, C25, C24         | 1µF     | MURATA    | GRM185B30J105KE25 | 6.3V             | B(±10%)   | 1.6mm×0.8mm  |
|              | C33B, C38B<br>C43B, C48B                 | 470pF   |           | GRM188B11H471KA   | 50V              | B(±10%)   | 2.0mm×1.2mm  |
|              | C19                                      | 0.027µF |           | GRM188B11C273KA01 | 16V              | B(±10%)   | 1.6mm×0.8mm  |
|              | C20                                      | 2700pF  |           | GRM188B11E272KA01 | 25V              | B(±10%)   | 1.6mm×0.8mm  |
| Electrolytic | C30D, C45D                               | 220µF   | Panasonic | ECA1VMH221        | 35V              | ±20%      | φ8mm×11.5mm  |
| Capacitor    | C27D                                     | 10µF    | FanaSonic | EEUFC1H100L       | 50V              | ±20%      | φ5mm×11mm    |

#### Output LC Filter Circuit

BM5446EFV

An output filter is required to eliminate radio-frequency components exceeding the audio-frequency region supplied to a load (speaker). Because this IC uses sampling clock frequencies from 200kHz to 400kHz in the output PWM signals, the high-frequency components must be appropriately removed.

This section takes an example of an LC type LPF shown in Fig.12, in which coil L and capacitor C compose a differential filter with an attenuation property of -12dB/oct. A large part of switching currents flow to capacitor C, and only a small part of the currents flow to speaker  $R_L$ . This filter reduces unwanted emission this way. In addition, coil L and capacitor Cg compose a filter against in-phase components, reducing unwanted emission further.

Filter constants depend on load impedances. The following are formulas to calculate values of *L*, *C*, and *Cg* when Q=0.707 is specified.



Fig. 12

 $L = \frac{R_{L}\sqrt{2}}{4\pi f_{C}} (H)$  $C = \frac{1}{2\pi f_{C}R_{L}\sqrt{2}} (F)$ Cg = 0.2 C (F)



Following presents output LC filter constants with typical load impedances.

|     | $f_C =$ | = 30kHz |         |     | $f_C = f_C$ | 40kHz  |         |
|-----|---------|---------|---------|-----|-------------|--------|---------|
| RL  | L       | С       | Cg      | R∟  | L           | С      | Cg      |
| 6Ω  | 22µH    | 0.68µF  | 0.15µF  | 6Ω  | 15µH        | 0.47µF | 0.1µF   |
| 8Ω  | 33µH    | 0.47µF  | 0.1µF   | 8Ω  | 22µH        | 0.33µF | 0.068µF |
| 16Ω | 68µH    | 0.22µF  | 0.047µF | 16Ω | 47µH        | 0.15µF | 0.033µF |

Use coils with a low direct-current resistance and with a sufficient margin of allowable currents. A high direct-current resistance causes power losses. In addition, select a closed magnetic circuit type product in normal cases to prevent unwanted emission.

Use capacitors with a low equivalent series resistance, and good impedance characteristics at high frequency ranges (100kHz or higher). Also, select an item with sufficient withstand voltage because flowing massive amount of high-frequency currents is expected.

#### Notes for use

1) Absolute maximum ratings

Use of the IC in excess of absolute maximum ratings such as the applied voltage or operating temperature range may result in IC damage. Assumptions should not be made regarding the state of the IC (short mode or open mode) when such damage is suffered. A physical safety measure such as a fuse should be implemented when use of the IC in a special mode where the absolute maximum ratings may be exceeded is anticipated.

2) Power supply lines

As return of current regenerated by back EMF of output coil happens, take steps such as putting capacitor between power supply and GND as a electric pathway for the regenerated current. Be sure that there is no problem with each property such as emptied capacity at lower temperature regarding electrolytic capacitor to decide capacity value. If the connected power supply does not have sufficient current absorption capacity, regenerative current will cause the voltage on the power supply line to rise, which combined with the product and its peripheral circuitry may exceed the absolute maximum ratings. It is recommended to implement a physical safety measure such as the insertion of a voltage clamp diode between the power supply and GND pins.

- 3) GND potential (Pin 4, 36, 37, 45, 46), VSS potential (Pin 15, 20)
- Any state must become the lowest voltage about GND terminal and VSS terminal.
- 4) Input terminal

The parasitic elements are formed in the IC because of the voltage relation. The parasitic element operating causes the wrong operation and destruction. Therefore, please be careful so as not to operate the parasitic elements by impressing to input terminals lower voltage than GND and VSS. Please do not apply the voltage to the input terminal when the power-supply voltage is not impressed.

5) Setting of heat

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions. This IC exposes its frame of the backside of package. Note that this part is assumed to use after providing heat dissipation treatment to improve heat dissipation efficiency. Try to occupy as wide as possible with heat dissipation pattern not only on the board surface but also the backside.

Class D speaker amplifier is high efficiency and low heat generation by comparison with conventional Analog power amplifier. However, In case it is operated continuously by maximum output power, Power dissipation (Pdiss) may exceed package dissipation. Please consider about heat design that Power dissipation (Pdiss) does not exceed Package dissipation (Pd) in average power (Poav). (Tjmax : Maximum junction temperature=150 °C, Ta : Peripheral temperature[°C],  $\theta$ ja : Thermal resistance of package[°C/W], Poav : Average power[W],  $\eta$  : Efficiency)

Package dissipation : Pd(W)=(Tjmax - Ta) / θja

Power dissipation : Pdiss(W)= Poav ×  $(1 / \eta - 1)$ 

- 6) Actions in strong magnetic field
- Use caution when using the IC in the presence of a strong magnetic field as doing so may cause the IC to malfunction.
- 7) Thermal shutdown circuit

This product is provided with a built-in thermal shutdown circuit. When the thermal shutdown circuit operates, the output transistors are placed under open status. The thermal shutdown circuit is primarily intended to shut down the IC avoiding thermal runaway under abnormal conditions with a chip temperature exceeding Tjmax =  $150^{\circ}$ C.

8) Shorts between pins and misinstallation When mounting the IC on a board, pay adequate attention to orientation and placement discrepancies of the IC. If it is misinstalled and the power is turned on, the IC may be damaged. It also may be damaged if it is shorted by a foreign substance coming between pins of the IC or between a pin and a power supply or a pin and a GND.

9) Power supply on/off (Pin 27, 30, 31, 51, 52) In case power supply is started up, RESETX(Pin 10), MUTEX(Pin 11) and PDX (Pin 12) always should be set Low. And in case power supply is shut down, it should be set Low likewise. Then it is possible to eliminate pop noise when power supply is turned on/off. And also, all power supply terminals should start up and shut down together.

# 10) ERROR terminal(Pin 26) A error flag is outputted when Output short protection and DC voltage protection in the speaker are operated. These flags are the function which the condition of this product is shown in.

- 11) N.C. terminal (Pin 29, 32, 41, 50, 53)
   N.C. terminal (Non Connection Pin) does not connect to the inside circuit. Therefore, possible to use open.
- 12) TEST terminal (Pin 17, 21)

TEST terminal connects with ground to prevent the malfunction by external noise.

13) Precautions for Spealer-setting

If the impedance characteristics of the speakers at high-frequency range while increase rapidly, the IC might not have stable-operation in the resonance frequency range of the LC-filter. Therefore, consider adding damping-circuit, etc., depending on the impedance of the speaker.

#### Allowable Power Dissipation



Measuring instrument: TH-156(Shibukawa Kuwano Electrical Instruments Co., Ltd.) Measuring conditions: Installation on ROHM's board Board size: 70mm×70mm×1.6mm(with thermal via on board) Material: FR4

The board on exposed heat sink on the back of package are connected by soldering.

## Ordering part number



## HTSSOP-B54



|                                   | copying or reproduction of this document, in part or in whole, is permitted without the<br>sent of ROHM Co.,Ltd.  |
|-----------------------------------|---|
| The                               | content specified herein is subject to change for improvement without notice.   |
| "Pro                              | e content specified herein is for the purpose of introducing ROHM's products (hereinafte oducts"). If you wish to use any such Product, please be sure to refer to the specifications ch can be obtained from ROHM upon request.  |
| illus                             | imples of application circuits, circuit constants and any other information contained herein<br>strate the standard usage and operations of the Products. The peripheral conditions mus<br>taken into account when designing circuits for mass production.  |
| Нο\                               | eat care was taken in ensuring the accuracy of the information specified in this document<br>wever, should you incur any damage arising from any inaccuracy or misprint of sucl<br>rmation, ROHM shall bear no responsibility for such damage.  |
| exa<br>imp<br>oth                 | e technical information specified herein is intended only to show the typical functions of and<br>mples of application circuits for the Products. ROHM does not grant you, explicitly o<br>licitly, any license to use or exercise intellectual property or other rights held by ROHM and<br>er parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the<br>of such technical information.  |
| equ                               | Products specified in this document are intended to be used with general-use electroni-<br>ipment or devices (such as audio visual equipment, office-automation equipment, commu<br>ation devices, electronic appliances and amusement devices).  |
| The                               | Products specified in this document are not designed to be radiation tolerant.  |
|                                   | ile ROHM always makes efforts to enhance the quality and reliability of its Products, a duct may fail or malfunction for a variety of reasons.  |
| aga<br>failı<br>sha               | ase be sure to implement in your equipment using the Products safety measures to guard<br>inst the possibility of physical injury, fire or any other damage caused in the event of the<br>ure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHN<br>Il bear no responsibility whatsoever for your use of any Product outside of the prescribed<br>pe or not in accordance with the instruction manual.  |
| sys<br>may<br>inst<br>con<br>of t | Products are not designed or manufactured to be used with any equipment, device or<br>tem which requires an extremely high level of reliability the failure or malfunction of which<br>y result in a direct threat to human life or create a risk of human injury (such as a medica<br>rument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-<br>troller or other safety device). ROHM shall bear no responsibility in any way for use of any<br>he Products for the above special purposes. If a Product is intended to be used for an<br>h special purpose, please contact a ROHM sales representative before purchasing. |
| be                                | bu intend to export or ship overseas any Product or technology specified herein that mat<br>controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to<br>ain a license or permit under the Law.  |



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

## ROHM Customer Support System

http://www.rohm.com/contact/