

## 2.5V/3.3V 3.0GHz DUAL 2 x 2 CML CROSSPOINT SWITCH w/INTERNAL TERMINATION

#### FEATURES

- Guaranteed AC parameters over temperature:
  - f<sub>MAX</sub> > 3.0GHz (3Gbps)
  - $t_r/t_f < 120 ps$
  - Within-device skew < 25ps</li>
- Non-blocking "switch architecture"
- Configurable as dual 2:1 mux, dual 1:2 fanout buffer, 1:4 fanout buffer, quad buffer, or dual 2 x 2 switch
- **50**Ω compatible outputs
- Unique input termination and V<sub>T</sub> pin for DC-coupled and AC-coupled input signals–CML or PECL
- Fully differential inputs/outputs
- TTL/CMOS compatible control logic
- Wide supply voltage range: 2.3V to 3.6V
- Wide operating temperature range: -40°C to +85°C
- Available in 32-pin EPAD-TQFP package



#### SuperLite™

#### DESCRIPTION

The SY55858U is a low-voltage, high-speed dual 2 x 2 crosspoint switch with a flexible input that accepts CML or PECL, and a 50 $\Omega$  compatible differential CML (current-mode logic) output. The non-blocking design allows any input to connect to any output. Varying the state of the select inputs allows SY55858U to be used in backup, fault tolerant, protection and backplane distribution applications.

The signal inputs  $(DA_{0-1} \text{ and } DB_{0-1})$  have a unique internal termination design that allows access to the termination network through V<sub>T</sub> pins. This feature allows the device to easily interface to other logic standards such as AC-coupled or DC-coupled PECL/LVPECL signals. For applications that require a single-channel 2 x 2 crosspoint, consider the SY55854.

#### APPLICATIONS

- SONET/SDH optical transport
- Backplane redundancy
- Add-drop Multiplexers

### PACKAGE/ORDERING INFORMATION



32-Pin EPAD-TQFP (H321)

# Ordering Information<sup>(1)</sup>

| Part Number                    | Package<br>Type | Operating<br>Range | Package<br>Marking                            | Lead<br>Finish    |
|--------------------------------|-----------------|--------------------|---|-------------------|
| SY55858UHI                     | H32-1           | Industrial         | SY55858UHI                                    | Sn-Pb             |
| SY55858UHITR <sup>(2)</sup>    | H32-1           | Industrial         | SY55858UHI                                    | Sn-Pb             |
| SY55858UHG <sup>(3)</sup>      | H32-1           | Industrial         | SY55858UHG with Pb-Free bar-line indicator    | Pb-Free<br>NiPdAu |
| SY55858UHGTR <sup>(2, 3)</sup> | H32-1           | Industrial         | SY55858UHG with<br>Pb-Free bar-line indicator | Pb-Free<br>NiPdAu |

Notes:

1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25^{\circ}C$ , DC Electricals only.

2. Tape and Reel.

3. Pb-Free package recommended for new designs.

#### **TRUTH TABLES**

| SELA0 | SELA1 | QA0 | QA1 | Function                                |  |  |  |
|-------|-------|-----|-----|---|--|--|--|
| 0     | 0     | DA0 | DA0 | Fanout Buffer or Redundant Distribution |  |  |  |
| 0     | 1     | DA0 | DA1 | Dual Buffer or Crosspoint               |  |  |  |
| 1     | 0     | DA1 | DA0 | Dual Buffer or Crosspoint               |  |  |  |
| 1     | 1     | DA1 | DA1 | Fanout Buffer or Redundant Distribution |  |  |  |

Table 1. Input to Output Connectivity Crosspoint A

| SELB0 | SELB1 | QB0 | QB1 | Function                                |  |
|-------|-------|-----|-----|---|--|
| 0     | 0     | DB0 | DB0 | Fanout Buffer or Redundant Distribution |  |
| 0     | 1     | DB0 | DB1 | Dual Buffer or Crosspoint               |  |
| 1     | 0     | DB1 | DB0 | Dual Buffer or Crosspoint               |  |
| 1     | 1     | DB1 | DB1 | Fanout Buffer or Redundant Distribution |  |

Table 2. Input to Output Connectivity Crosspoint B

# **PIN DESCRIPTION**

| Pin Number             | Pin Name | Pin Function  |
|------------------------|----------|---|
| 1                      | DB1      | Channel B1 posititve signal input.  |
| 2                      | VTB1     | Channel B1 termination center-tap. For CML inputs, leave this pin floating.<br>Otherwise, see Figures 5a–5d in "Input Interface Application" section. |
| 3                      | /DB1     | Channel B1 negative signal input.   |
| 4                      | SELB0    | Channel B0 output select. TTL/CMOS input.   |
| 5                      | DB0      | Channel B0 positive signal input.   |
| 6                      | VTB0     | Channel B0 termination center-tap. For CML inputs, leave this pin floating.<br>Otherwise, see Figures 5a–5d in "Input Interface Application" section. |
| 7                      | /DB0     | Channel B0 negative signal input.   |
| 8                      | SELB1    | Channel B1 output select. TTL/CMOS input.   |
| 9, 24                  | GND      | Supply Ground.  |
| 10, 13, 16, 17, 20, 23 | VCC      | Positive supply normally connect to 2.5V, 3.3V, or 5V nominal supply, and bypass each pin with $0.1\mu F/0.01\mu F$ low ESR capacitors.               |
| 11                     | /QB0     | Channel B0 negative signal output. 50 $\Omega$ CML.   |
| 12                     | QB0      | Channel B0 positive signal output. 50 $\Omega$ CML.   |
| 14                     | /QB1     | Channel B1 negative signal output. 50 $\Omega$ CML.   |
| 15                     | QB1      | Channel B1 positive signal output. $50\Omega$ CML.  |
| 18                     | /QA1     | Channel A1 negative signal output. $50\Omega$ CML.  |
| 19                     | QA1      | Channel A1 positive signal output. $50\Omega$ CML.  |
| 21                     | /QA0     | Channel A0 negative signal output. 50 $\Omega$ CML.   |
| 22                     | QA0      | Channel A0 positive signal output. $50\Omega$ CML.  |
| 25                     | DA0      | Channel A0 positive signal input.   |
| 26                     | VTA0     | Channel A0 termination center-tap. For CML inputs, leave this pin floating.<br>Otherwise, see Figures 5a–5d in "Input Interface Application" section. |
| 27                     | /DA0     | Channel A0 negative signal input.   |
| 28                     | SELA1    | Channel A1 output select. TTL/CMOS input.   |
| 29                     | DA1      | Channel A1 positive signal input.   |
| 30                     | VTA1     | Channel A1 termination center-tap. For CML inputs, leave this pin floating.<br>Otherwise, see Figures 5a–5d in "Input Interface Application" section. |
| 31                     | /DA1     | Channel A1 negative signal input.   |
| 32                     | SELA0    | Channel A1 output select. TTL/CMOS input.   |

#### FUNCTIONAL BLOCK DIAGRAM



#### **INPUT AND OUTPUT STAGE**



Figure 1. Input Stage



Figure 2. Output Stage

**Note 1.** See "Input Interface Applications" section for proper input connection.

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

| Symbol               | Rating  | Value                          | Unit         |
|----------------------|---|--------------------------------|--------------|
| V <sub>CC</sub>      | Power Supply Voltage  | -0.5 to +6.0                   | V            |
| V <sub>IN</sub>      | Input Voltage   | –0.5 to V <sub>CC</sub> +0.5   | V            |
| V <sub>OUT</sub>     | CML Output Voltage  | $V_{CC}$ –1.0 to $V_{CC}$ +0.5 | V            |
| T <sub>A</sub>       | Operating Temperature Range   | -40 to +85                     | °C           |
| T <sub>LEAD</sub>    | Lead Temperature (soldering, 20sec.)  | 260                            | °C           |
| T <sub>store</sub>   | Storage Temperature Range   | -65 to +150                    | °C           |
| $\theta_{JA}$        | Package Thermal Resistance<br>(Junction-to-Ambient)-Still-Air (multi-layer PCB)-500lfpm (multi-layer PCB) | 28<br>20                       | °C/W<br>°C/W |
| $\theta^{\text{JC}}$ | Package Thermal Resistance<br>(Junction-to-Case)  | 4                              | °C/W         |

Note 1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC ELECTRICAL CHARACTERISTICS**

| Symbol          | Parameter            | Min. | Тур. | Max. | Unit | Condition           |
|-----------------|----------------------|------|------|------|------|---------------------|
| V <sub>CC</sub> | Power Supply Voltage | 2.3  | —    | 3.6  | V    |                     |
| I <sub>CC</sub> | Power Supply Current | —    | 150  | 190  | mA   | No load, over temp. |

#### TTL CONTROL ELECTRICAL CHARACTERISTICS

#### $V_{CC}$ = 2.3V to 3.6V; GND = 0V; $T_A$ = -40°C to +85°C<sup>(2)</sup>

| Symbol          | Parameter          | Min. | Тур. | Max. | Unit | Condition  |
|-----------------|--------------------|------|------|------|------|--|
| V <sub>IH</sub> | Input HIGH Voltage | 2.0  | —    | —    | V    |  |
| V <sub>IL</sub> | Input LOW Voltage  | —    | —    | 0.8  | V    |  |
| I <sub>IH</sub> | Input HIGH Current | _    | _    | +20  | μA   | V <sub>IN</sub> = 2.7V, V <sub>CC</sub> = Max.                     |
|                 |                    | —    | —    | +100 | μA   | $V_{IN} = 2.7V, V_{CC} = Max.$<br>$V_{IN} = V_{CC}, V_{CC} = Max.$ |
| ۱ <sub>IL</sub> | Input LOW Current  | -300 | —    | —    | μΑ   | V <sub>IN</sub> = 0.5V, V <sub>CC</sub> = Max.                     |

Note 2. Specifications are guaranteed after thermal equilibrium has been establised.

#### **CML DC ELECTRICAL CHARACTERISTICS**

 $V_{CC} = 2.3V$  to 3.6V; GND = 0V;  $T_A = -40^{\circ}C$  to  $+85^{\circ}C^{(3)}$ 

| Symbol           | Parameter                                | Min.                    | Тур.                    | Max.                    | Unit | Condition                  |
|------------------|--|-------------------------|-------------------------|-------------------------|------|----------------------------|
| V <sub>ID</sub>  | Differential Input Voltage               | 100                     | —                       | —                       | mV   |                            |
| R <sub>IN</sub>  | Differential Input Resistance<br>D-to-/D | 90                      | 100                     | 110                     | Ω    |                            |
| V <sub>IH</sub>  | Input HIGH Voltage                       | 1.6                     |                         | V <sub>CC</sub>         | V    |                            |
| V <sub>IL</sub>  | Input LOW Voltage                        | 1.5                     | —                       | V <sub>CC</sub> – 0.1   | V    |                            |
| V <sub>OH</sub>  | Output HIGH Voltage                      | V <sub>CC</sub> – 0.040 | V <sub>CC</sub> – 0.010 | V <sub>CC</sub>         | V    | No Load                    |
| V <sub>OL</sub>  | Output LOW Voltage                       | V <sub>CC</sub> – 1.00  | V <sub>CC</sub> – 0.800 | V <sub>CC</sub> – 0.650 | V    | No Load                    |
|                  | Output Voltage Swing <sup>(4)</sup>      | 0.650                   | 0.800<br>0.400          | 1.00                    | V    | No Load<br>50Ω Environment |
| R <sub>OUT</sub> | Output Source Impedance                  | 40                      | 50                      | 60                      | Ω    |                            |

Note 3. Device is guaranteed to meet the DC specifications, shown in the table above, after thermal equilibrium has been established. The device is tested in a socket such that traverse airflow ≥500lfpm is maintained.

**Note 4.**  $V_{OUT(SWING)}$  is defined as the swing on one output of a differential pair, that is  $|V_{OH} - V_{OL}|$  on one pin. The swing for common mode immunity purposes is  $2 \times V_{OUT(SWING)}$ . Actual voltage levels and differential swing will depend on customer termination scheme. Typically, a 400mV swing is available in the 50 $\Omega$  environment. Refer to the "CML Output Termination Application" section, Figures 3 and 4, for more details.

## AC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 2.3V$  to 3.6V; GND = 0V;  $T_A = -40^{\circ}C$  to  $+85^{\circ}C^{(5)}$ 

| Symbol                               | Parameter   | Min. | Тур.            | Max.          | Unit              | Condition |
|--------------------------------------|---|------|-----------------|---------------|-------------------|-----------|
| f <sub>MAX</sub>                     | Maximum Frequency<br>NRZ Data Rate  | 3.0  | _               | _             | Gbps              |           |
|                                      | Clock Frequency <sup>(6)</sup>  | 3.0  | _               |               | GHz               |           |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Differential Propagation Delay<br>D-to-Q  | 220  | 350             | 450           | ps                |           |
| t <sub>SWITCH</sub>                  | Select-to-Valid Output <sup>(7)</sup>   | —    | 0.50            | 1.0           | ns                |           |
| t <sub>SKEW</sub>                    | Within-Device Skew <sup>(8)</sup><br>Within-Device Skew <sup>(9)</sup><br>Part-to-Part Skew (Diff.) |      | 12<br>25<br>100 | 25<br>50<br>— | ps<br>ps          |           |
| R <sub>J</sub>                       | Random Jitter   | _    | 2               | 5             | ps <sub>RMS</sub> |           |
| DJ                                   | Deterministic Jitter  | _    | 5               | 20            | ps <sub>PP</sub>  |           |
| t <sub>r</sub> , t <sub>f</sub>      | CML Output Rise/Fall Times (20% to 80%)   | _    | 80              | 120           | ps                |           |

Note 5. Tested using environment of Figure 3, 50Ω equivalent load. AC parameters are guaranteed by design and characterization.

Note 6. f<sub>MAX</sub> clock is defined as the maximum toggle rate the device can operate while still achieving a 250mV minimum CML output swing, 50Ω equivalent load.

Note 7. Input TTL/CMOS edge rate of <1.5ns.

Note 8. Worst-case difference between QA0 and QA1 from either DA0 or DA1 (or between QB0 and QB1 from either DB0 or DB1 respectively), when both outputs come from the same input.

Note 9. Worst-case difference between QA and QB outputs, when DA or DB inputs are shorted.

#### **CML OUTPUT TERMINATION APPLICATION**

All CML inputs accept a CML output from any other member of this family. All CML outputs are source terminated

 $50\Omega$  differential drivers as shown in **Figure 3**.



Figure 3. 50 $\Omega$  Output Termination





#### INPUT INTERFACE APPLICATIONS



# Figure 5a. CML-to-CML (DC-Coupled) Input Interface



Figure 5c. PECL-to-CML (DC-Coupled) Input Interface



Figure 5b. CML-to-CML (AC-Coupled) Input Interface



Figure 5d. PECL-to-CML (AC-Coupled) Input Interface

#### 32 -PIN EPAD-TQFP (DIE UP) (H32-1)



#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

теL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 web http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.