

S1D13A05 LCD/USB Companion Chip

Hardware Functional Specification

Document Number: X40A-A-001-07

Status: Revision 7.7

Issue Date: 2012/02/27

© SEIKO EPSON CORPORATION 2002 - 2012. Inc. All Rights Reserved.

Information in this document is subject to change without notice. You may download and use this document, but only for your own use in evaluating Seiko Epson/EPSON products. You may not modify the document. Epson Research and Development, Inc. disclaims any representation that the contents of this document are accurate or current. The Programs/Technologies described in this document may contain material protected under U.S. and/or International Patent laws.

EPSON is a registered trademark of Seiko Epson Corporation. All other Trademarks are the property of their respective owners

Table of Contents

1	Introduction
	1.1 Scope
	1.2 Overview Description
2	Features
	2.1 Integrated Frame Buffer
	2.2 CPU Interface
	2.3 Display Support
	2.4 Display Modes
	2.5 Display Features
	2.6 Clock Source
	2.7 USB Device
	2.8 2D Acceleration
	2.9 Miscellaneous
3	Typical System Implementation Diagrams
	3.1 Typical System Diagrams
	3.2 USB Interface
4	Pins
	4.1 Pinout Diagrams
	4.1.1 PFBGA 121-pin
	4.2 Pin Descriptions
	4.2.1 Host Interface
	4.2.2 LCD Interface
	4.2.3 Clock Input
	4.2.4 Miscellaneous
	4.2.5 Power And Ground
	4.3 Summary of Configuration Options
	4.4 Host Bus Interface Pin Mapping
	4.5 LCD Interface Pin Mapping
5	D.C. Characteristics
6	A.C. Characteristics
	6.1 Clock Timing
	6.1.1 Input Clocks
	6.1.2 Internal Clocks
	6.2 RESET# Timing
	6.3 CPU Interface Timing
	6.3.1 Generic #1 Interface Timing

	6.3.2	Generic #2 Interface Timing
	6.3.3	Hitachi SH-3 Interface Timing
	6.3.4	Hitachi SH-4 Interface Timing
	6.3.5	Motorola MC68K #1 Interface Timing 40
	6.3.6	Motorola MC68K #2 Interface Timing
	6.3.7	Motorola REDCAP2 Interface Timing
	6.3.8	Motorola Dragonball Interface Timing with DTACK
	6.3.9	Motorola Dragonball Interface Timing w/o DTACK
	6.4 LCD	Power Sequencing
	6.4.1	Passive/TFT Power-On Sequence
	6.4.2	Passive/TFT Power-Off Sequence
	6.5 Disp	lay Interface
	6.5.1	Generic STN Panel Timing
	6.5.2	Single Monochrome 4-Bit Panel Timing
	6.5.3	Single Monochrome 8-Bit Panel Timing
	6.5.4	Single Color 4-Bit Panel Timing
	6.5.5	Single Color 8-Bit Panel Timing (Format 1)
	6.5.6	Single Color 8-Bit Panel Timing (Format 2)
	6.5.7	Single Color 16-Bit Panel Timing
	6.5.8	Generic TFT Panel Timing
	6.5.9	9/12/18-Bit TFT Panel Timing
	6.5.10	Sharp HR-TFT Panel Timing
	6.5.11	Casio TFT Panel Timing
	6.5.12	TFT Type 2 Panel Timing 74
	6.5.13	TFT Type 3 Panel Timing 76
	6.5.14	
	6.6 USB	Timing
7	Clocks .	
	7.1 Cloc	k Descriptions
	7.1.1	BCLK
	7.1.2	MCLK
	7.1.3	PCLK
	7.1.4	PWMCLK
	7.2 Cloc	k Selection
	7.3 Cloc	ks versus Functions
8	Registers	
	-	ster Mapping
	8.2 Regi	ster Set
	8.3 LCD	Register Descriptions (Offset = 0h)

	8.3.1	Read-Only Configuration Registers
	8.3.2	Clock Configuration Registers
	8.3.3	Panel Configuration Registers
	8.3.4	Look-Up Table Registers
	8.3.5	Display Mode Registers
	8.3.6	Picture-in-Picture Plus (PIP+) Registers
	8.3.7	Miscellaneous Registers
	8.3.8	Extended Panel Registers
	8.4 USB	Registers (Offset = 4000h)
	8.5 2D A	Acceleration (BitBLT) Registers (Offset = 8000h)
	8.6 2D A	Accelerator (BitBLT) Data Register Descriptions
9	2D Accel	erator (BitBLT) Engine
	9.1 Over	view
	9.2 BitB	LT Operations
10	Frame Ra	ate Calculation
11	Display D	Pata Formats
12	Look-Up	Table Architecture 164
	-	ochrome Modes
	12.2 Colo	r Modes
13	SwivelVie	ew™
	13.1 Cond	cept
	13.2 90° S	SwivelView TM \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots $.170$
	13.2.1	Register Programming
	13.3 180°	SwivelView TM \ldots
	13.3.1	Register Programming
	13.4 270°	SwivelView TM \ldots
	13.4.1	Register Programming
14	Picture-ir	n-Picture Plus (PIP+)
	14.1 Cond	cept
	14.2 With	SwivelView Enabled
	14.2.1	SwivelView 90°
		SwivelView 180°
	14.2.3	SwivelView 270°
15	Power Sa	ve Mode
16	USB Con	siderations
	16.1 USB	Oscillator Circuit
17	Mechanic	al Data
18	Referenc	es

19	Sales and Technical Support																																. 1	82	2
----	-----------------------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	-----	----	---

1 Introduction

1.1 Scope

This is the Hardware Functional Specification for the S1D13A05 LCD/USB Companion Chip. Included in this document are timing diagrams, AC and DC characteristics, register descriptions, and power management descriptions. This document is intended for two audiences: Video Subsystem Designers and Software Developers.

This document is updated as appropriate. Please check for the latest revision of this document before beginning any development. The latest revision can be downloaded at www.erd.epson.com.

We appreciate your comments on our documentation. Please contact us via email at documentation@erd.epson.com.

1.2 Overview Description

The S1D13A05 is an LCD/USB solution designed for seamless connection to a wide variety of microprocessors. The S1D13A05 integrates a USB slave controller and an LCD graphics controller with an embedded 256K byte SRAM display buffer. The LCD controller supports all standard panel types and multiple TFT types eliminating the need for an external timing control IC. The S1D13A05 includes a Hardware Acceleration Engine to greatly improve screen drawing functions and the built-in USB controller provides revision 1.1 compliance for applications requiring a USB client. This high level of integration provides a low cost, low power, single chip solution to meet the demands of embedded markets requiring USB client support, such as Mobile Communications devices and Palm-size PCs.

The S1D13A05 utilizes a guaranteed low-latency CPU architecture that provides support for microprocessors without READY/WAIT# handshaking signals. The 32-bit internal data path, write buffer and the Hardware Acceleration Engine provide high performance bandwidth into display memory allowing for fast display updates.

Additionally, products requiring a rotated display can take advantage of the SwivelView[™] feature which provides hardware rotation of the display memory transparent to the software application. The S1D13A05 also provides support for "Picture-in-Picture Plus" (a variable size Overlay window).

The S1D13A05, with its integrated USB client, provides impressive support for Palm OS[®] handhelds. However, its impartiality to CPU type or operating system makes it an ideal display solution for a wide variety of applications.

2 Features

2.1 Integrated Frame Buffer

• Embedded 256K byte SRAM display buffer.

2.2 CPU Interface

- Direct support of the following interfaces: Hitachi SH-4 / SH-3. Motorola M68xxx (REDCAP2, DragonBall, ColdFire). Motorola DragonBall SZ Support (66MHz). Motorola "REDCAP2" - no WAIT# signal. Generic MPU bus interface with programmable ready (WAIT#).
- "Fixed" low-latency CPU access times.
- Registers are memory-mapped M/R# input selects between memory and register address space.
- The complete 256K byte display buffer is directly and contiguously available through the 18-bit address bus.

2.3 Display Support

- Single-panel, single drive passive displays.
 - 4/8-bit monochrome LCD interface.
 - 4/8/16-bit color LCD interface.
- Active Matrix TFT interface.
 - 9/12/18-bit interface.
 - Extended TFT interfaces (Type 2, 3, 4)
- 'Direct' support for 18-bit Sharp HR-TFT LCD (or compatible interfaces).
- 'Direct' support for the Casio TFT LCD (or compatible interfaces).

2.4 Display Modes

- 1/2/4/8/16 bit-per-pixel (bpp) color depths.
- Up to 64 gray shades on monochrome passive LCD panels.
- Up to 64K colors on passive panels.
- Up to 64K colors on active matrix LCD panels.
- Example resolutions: 320x320 at a color depth of 16 bpp 160x160 at a color depth of 16 bpp (2 pages) 160x240 at a color depth of 16 bpp

2.5 Display Features

- SwivelViewTM: 90°, 180°, 270° counter-clockwise hardware rotation of display image.
- Picture-in-Picture Plus (PIP⁺): displays a variable size window overlaid over background image.
- Pixel Doubling: independent control of both horizontal and vertical pixel doubling.
 - example usage: 160x160 8 bpp can be expanded to 320x320 8 bpp without any additional memory.
 - supports all color depths.
- Double Buffering/Multi-pages: provides smooth animation and instantaneous screen updates.

2.6 Clock Source

- Three independent clock inputs: CLKI, CLKI2 and USBCLK.
- Flexible clock source selection:
 - internal Bus Clock (BCLK) selected from CLKI, CLKI/2, or CLKI2
 - internal Memory Clock (MCLK) selected from BCLK or BCLK divide ratio (REG[04h)
 - internal Pixel Clock (PCLK) selected from CLKI, CLKI2, MCLK, or BCLK. PCLK can also be divided down from source
- Single clock input possible if USB support not required.

2.7 USB Device

- USB Client, revision 1.1 compliant.
- Dedicated clock input: USBCLK.
- 48MHz crystal oscillator for USBCLK.

2.8 2D Acceleration

 2D BitBLT engine including: Write BitBLT Transpa Move BitBLT Transpa Solid Fill BitBLT Read Bit Pattern Fill BitBLT Color Expansion

Transparent Write BitBLT Transparent Move BitBLT Read BitBLT Color Expansion BitBLT

2.9 Miscellaneous

- Software initiated Video Invert.
- Software initiated Power Save mode.
- General Purpose Input/Output pins are available.
- IO Operates at 3.3 volts $\pm 10\%$.
- Core operates at 2.0 volts \pm 10% or 2.5 volts \pm 10%.
- 121-pin PFBGA package.

3 Typical System Implementation Diagrams



3.1 Typical System Diagrams.

Figure 3-1: Typical System Diagram (Generic #1 Bus)



Figure 3-2: Typical System Diagram (Generic #2 Bus)

Revision 7.7



Figure 3-3: Typical System Diagram (Hitachi SH-4 Bus)



Figure 3-4: Typical System Diagram (Hitachi SH-3 Bus)



Figure 3-5: Typical System Diagram (MC68K # 1, Motorola 16-Bit 68000)



Figure 3-6: Typical System Diagram (MC68K #2, Motorola 32-Bit 68030)



Figure 3-7: Typical System Diagram (Motorola REDCAP2 Bus)



Figure 3-8: Typical System Diagram (Motorola MC68EZ328/MC68VZ328 "DragonBall" Bus)

3.2 USB Interface



Figure 3-9: USB Typical Implementation

4 Pins

4.1 Pinout Diagrams

4.1.1 PFBGA 121-pin



Figure 4-1: Pinout Diagram - PFBGA 121-pin

	1	2	3	4	5	6	7	8	9	10	11
Α	NC	COREVDD	AB4	AB7	AB11	AB15	CNF0	NC	PWMOUT	IOVDD	NC
В	USBOSCI	VSS	AB5	GPO10	AB10	AB14	CNF1	CNF4	CLKI2	VSS	GPO9
С	USBOSCO	COREVDD	AB3	AB6	AB9	AB16	CNF2	CNF5	CNF6	FPDAT17	GPO8
D	AB0	AB1	AB2	AB8	AB12	AB17	CNF3	FPDAT13	FPDAT16	FPDAT15	FPDAT14
Е	RD#	BS#	M/R#	CS#	WE0#	AB13	TESTEN	FPDAT9	FPDAT12	FPDAT11	FPDAT10
F	RESET#	VSS	RD/WR#	WE1#	CLKI	GPO4	FPDAT8	FPDAT6	VSS	FPDAT7	IOVDD
G	WAIT#	DB15	DB14	IOVDD	VSS	GPIO5	FPDAT5	FPDAT1	FPDAT2	FPDAT3	FPDAT4
н	DB12	DB11	DB10	DB13	GPO2	IOVDD	GPIO4	GPO5	FPLINE	FPSHIFT	FPDAT0
J	GPO1	DB9	DB6	DB5	DB2	GPO3	GPIO1	USBCLK	FPFRAME	COREVDD	GPO7
К	GPO0	VSS	DB8	DB4	DB1	GPIO6	GPIO2	IRQ	DRDY	VSS	GPO6
L	NC	IOVDD	DB7	DB3	DB0	GPIO7	GPIO3	GPIO0	IOVDD	COREVDD	NC

4.2 Pin Descriptions

Key:

I	=	Input
0	=	Output
IO	=	Bi-Directional (Input/Output)
Р	=	Power pin
CI	=	CMOS input
LI	=	LVTTL ^a input
LB2A	=	LVTTL IO buffer (6mA/-6mA@3.3V)
LB3P	=	Low noise LVTTL IO buffer (6mA/-6mA@3.3V)
LO3	=	Low noise LVTTL Output buffer (3mA/-3mA@3.3V)
LB3M	=	Low noise LVTTL IO buffer with input mask (3mA/-3mA@3.3V)
T1	=	Test mode control input with pull-down resistor (typical value of 50K Ω at 3.3V)
Hi-Z	=	High Impedance
CUS	=	Custom Cell Type
		^a LVTTL is Low Voltage TTL.

4.2.1 Host Interface

Pin Name	PFBGA Pin #	I/O type (see key above)	RESET# State	Description
AB0	D1	LI	_	 This input pin has multiple functions. For Generic #1, this pin is not used and should be connected to VSS. For Generic #2, this pin inputs system address bit 0 (A0). For SH-3/SH-4, this pin is not used and should be connected to VSS. For MC68K #1, this pin inputs the lower data strobe (LDS#). For MC68K #2, this pin inputs system address bit 0 (A0). For REDCAP2, this pin is not used and should be connected to VSS. For DragonBall, this pin is not used and should be connected to VSS.
AB[17:1]	D6,C6,A6, B6,E6,D5, A5,B5,C5, D4,A4,C4, B3,A3,C3, D3,D2	CI	_	System address bus bits 17-1.
DB[15:0]	G2, G3, H4, H1, H2, H3, J2, K3, L3, J3, J4, K4, L4, J5, K5, L5	LB2A	Hi-Z	 Input data from the system data bus. For Generic #1, these pins are connected to D[15:0]. For Generic #2, these pins are connected to D[15:0]. For SH-3/SH-4, these pins are connected to D[15:0]. For MC68K #1, these pins are connected to D[15:0]. For MC68K #2, these pins are connected to D[31:16] for a 32-bit device (e.g. MC68030) or D[15:0] for a 16-bit device (e.g. MC68340). For REDCAP2, these pins are connected to D[15:0]. For DragonBall, these pins are connected to D[15:0].

Table 4-2: Host Interface Pin Descriptions

Pin Name	PFBGA Pin #	I/O type (see key above)	RESET# State	Description
				This input pin has multiple functions.
WE0#	E5	LI		 For Generic #1, this pin inputs the write enable signal for the lower data byte (WE0#). For Generic #2, this pin inputs the write enable signal (WE#) For SH-3/SH-4, this pin inputs the write enable signal for data byte 0 (WE0#). For MC68K #1, this pin must be tied to IO V_{DD} For MC68K #2, this pin inputs the bus size bit 0 (SIZ0). For REDCAP2, this pin inputs the byte enable signal for the D[7:0] data byte (EB1). For DragonBall, this pin inputs the byte enable signal for the D[7:0] data
				byte (LWE).
WE1#	F4	LI		 This input pin has multiple functions. For Generic #1, this pin inputs the write enable signal for the upper data byte (WE1#). For Generic #2, this pin inputs the byte enable signal for the high data byte (BHE#). For SH-3/SH-4, this pin inputs the write enable signal for data byte 1 (WE1#). For MC68K #1, this pin inputs the upper data strobe (UDS#). For MC68K #2, this pin inputs the data strobe (DS#). For REDCAP2, this pin inputs the byte enable signal for the D[15:8] data byte (EB0). For DragonBall, this pin inputs the byte enable signal for the D[15:8] data byte (UWE).
CS#	E4	CI		Chip select input.
M/R#	E3	LI		This input pin is used to select between the display buffer and register address spaces of the S1D13A05. M/R# is set high to access the display buffer and low to access the registers.
BS#	E2	LI		 This input pin has multiple functions. For Generic #1, this pin must be tied to IO V_{DD}. For Generic #2, this pin must be tied to IO V_{DD}. For SH-3/SH-4, this pin inputs the bus start signal (BS#). For MC68K #1, this pin inputs the address strobe (AS#). For MC68K #2, this pin inputs the address strobe (AS#). For REDCAP2, this pin must be tied to IO V_{DD}. For DragonBall, this pin must be tied to IO V_{DD}.

Table 4-2: Host Interface Pin Descriptions

Pin Name	PFBGA	I/O type (see key	RESET#	Description
i in Name	Pin #	above)	State	Description
				This input pin has multiple functions.
				 For Generic #1, this pin inputs the read command for the upper data byte (RD1#).
				 For Generic #2, this pin must be tied to IO V_{DD}.
RD/WR#	F3	LI	_	 For SH-3/SH-4, this pin inputs the RD/WR# signal. The S1D13A05 needs this signal for early decode of the bus cycle.
				 For MC68K #1, this pin inputs the R/W# signal.
				 For MC68K #2, this pin inputs the R/W# signal.
				 For REDCAP2, this pin inputs the R/W signal.
				 For DragonBall, this pin must be tied to IO V_{DD}.
				This input pin has multiple functions.
				 For Generic #1, this pin inputs the read command for the lower data byte (RD0#).
				 For Generic #2, this pin inputs the read command (RD#).
RD#	E1	LI	_	 For SH-3/SH-4, this pin inputs the read signal (RD#).
				 For MC68K #1, this pin must be tied to IO V_{DD}.
				 For MC68K #2, this pin inputs the bus size bit 1 (SIZ1).
				 For REDCAP2, this pin inputs the output enable (OE).
				 For DragonBall, this pin inputs the output enable (OE).
				During a data transfer, this output pin is driven active to force the system to insert wait states. It is driven inactive to indicate the completion of a data transfer. WAIT# is released to the high impedance state after the data transfer is complete. Its active polarity is configurable.
				 For Generic #1, this pin outputs the wait signal (WAIT#).
				 For Generic #2, this pin outputs the wait signal (WAIT#).
				 For SH-3 mode, this pin outputs the wait request signal (WAIT#).
				 For SH-4 mode, this pin outputs the device ready signal (RDY#).
WAIT#	G1	LB2A	Hi-Z	 For MC68K #1, this pin outputs the data transfer acknowledge signal (DTACK#).
	61			• For MC68K #2, this pin outputs the data transfer and size acknowledge bit 1 (DSACK1#).
				 For REDCAP2, this pin is unused (Hi-Z).
				 For DragonBall, this pin outputs the data transfer acknowledge signal (DTACK).
				Note: This pin should be tied to the inactive voltage level as selected by CNF5, using a pull-up or pull-down resistor. If CNF5 = 1, the WAIT# pin should be tied low using a pull-down resistor. If CNF5 = 0, the WAIT# pin should be tied high using a pull-up resistor. If WAIT# is not used, this pin should be tied either high or low using a pull-up or pull-down resistor.
RESET#	F1	LI		Active low input to set all internal registers to the default state and to force all signals to their inactive states.

4.2.2 LCD Interface

Pin Name	PFBGA Pin#	I/O type (see key above)	RESET# State	Description					
FPDAT[17:0]	C10,D9,D10, D11,D8,E9, E10,E11, E8,F7,F10, F8,G7,G11, G10,G9,G8, H11	LB3P	0	Panel Data bits 17-0.					
FPFRAME	J9	LB3P	0	This output pin has multiple functions. Frame Pulse SPS for HR-TFT GSRT for Casio STV for TFT Type 2 STV for TFT Type 3 					
FPLINE	H9	LB3P	0	 This output pin has multiple functions. Line Pulse LP for HR-TFT GPCK for Casio STB for TFT Type 2 LP for TFT Type 3 					
FPSHIFT	H10	LB3P	0	This output pin has multiple functions. Shift Clock DCLK for HR-TFT CLK for Casio CLK for TFT Type 2 CPH for TFT Type 3					
DRDY	K9	LO3	0	 This output pin has multiple functions. LCD backplane bias signal (MOD) for all other LCD panels 2nd shift clock (FPSHIFT2) for passive LCD with Format 1 interface Display enable (DRDY) for TFT panels INV for TFT Type 2/3 DRDY for TFT Type 4 General Purpose Output 					
GPO0	K1	LO3	0	This is a general purpose output					
GPO1	J1	LO3	0	This output pin has multiple functions.When in TFT Type 3 mode, operates as VCOMGeneral purpose output bit otherwise					
GPO2	H5	LO3	0	This output pin has multiple functions.When in TFT Type 3 mode, operates as XOEVGeneral purpose output bit otherwise					
GPO3	J6	LO3	0	This output pin has multiple functions.When in TFT Type 3 mode, operates as CMDGeneral purpose output bit otherwise					

Pin Name	PFBGA Pin#	I/O type (see key above)	RESET# State	Description			
GPO4	F6	LO3	0	This output pin has multiple functions.When in TFT Type 3 mode, operates as PCLK1General purpose output bit otherwise			
GPO5	H8	LO3	0	 This output pin has multiple functions. When in TFT Type 3 mode, operates as PCLK2 General purpose output bit otherwise 			
GPO6	K11	LO3	0	This output pin has multiple functions.When in TFT Type 3 mode, operates as XRESHGeneral purpose output bit otherwise			
GPO7	J11	LO3	0	This output pin has multiple functions.When in TFT Type 3 mode, operates as XRESVGeneral purpose output bit otherwise			
GPO8	C11	LO3	0	 This output pin has multiple functions. When in TFT Type 3 mode, operates as XOHV General purpose output bit otherwise 			
GPO9	B11	LO3	0	 This output pin has multiple functions. When in TFT Type 3 mode, operates as XSTBY General purpose output bit otherwise 			
GPO10	B4	LO3	0	This output pin has multiple functions.When in TFT Type 3 mode, operates as PMDEGeneral purpose output bit otherwise			
GPIO0	L8	LB3M		 This pin has multiple functions. PS for HR-TFT POL for Casio VCLK for TFT Type 2 CPV for TFT Type 3 General purpose IO pin 0 (GPIO0) When this pin is used for the above display modes, it must be configured as an output using REG[64h] after every RESET. Otherwise, it defaults to a Hi-Z state after every RESET and must either be configured as an output or be pulled high or low externally to avoid unnecessary current drain. 			
GPIO1	J7	LB3M		 This pin has multiple functions. CLS for HR-TFT GRES for Casio AP for TFT Type 2 OE for TFT Type 3 General purpose IO pin 1 (GPIO1) When this pin is used for the above display modes, it must be configured as an output using REG[64h] after every RESET. Otherwise, it defaults to a Hi-Z state after every RESET and must either be configured as an output or be pulled high or low externally to avoid unnecessary current drain. 			

Pin Name	PFBGA Pin#	I/O type (see key above)	RESET# State	Description
GPIO2	K7	LB3M	_	 This pin has multiple functions. REV for HR-TFT FRP for Casio POL for TFT Type 2/3 General purpose IO pin 2 (GPIO2) When this pin is used for the above display modes, it must be configured as an output using REG[64h] after every RESET. Otherwise, it defaults to a Hi-Z state after every RESET and must either be configured as an output or be pulled high or low externally to avoid unnecessary current drain.
GPIO3	L7	LB3M	_	 This pin has multiple functions. SPL for HR-TFT STH for Casio STH for TFT Type 2 EIO for TFT Type 3 General purpose IO pin 3 (GPIO3) When this pin is used for the above display modes, it must be configured as an output using REG[64h] after every RESET. Otherwise, it defaults to a Hi-Z state after every RESET and must either be configured as an output or be pulled high or low externally to avoid unnecessary current drain.
GPIO4	H7	LB3M		 This pin has multiple functions. USBPUP General purpose IO pin 4 (GPIO4) This pin is Hi-Z after every RESET and must either be configured as an output using REG[64h] or be pulled high or low externally to avoid unnecessary current drain.
GPIO5	G6	LB3M		 This pin has multiple functions. USBDETECT General purpose IO pin 5 (GPIO5) This pin always defaults as an input. When not used as a USBDETECT pin, it must either be configured as an output using REG[64h] or be pulled high or low externally to avoid unnecessary current drain.

Table 4-3: LCD Interface Pin Descriptions

Pin Name	PFBGA Pin#	I/O type (see key above)	RESET# State	Description	
				This pin has multiple functions.	
GPIO6	K6	CUS		USBDMGeneral purpose IO pin 6 (GPIO6)	
GPIO6	K	003		When not used as a USB connection, this pin defaults to a Hi-Z state after every RESET and must either be configured as an output using REG[64h] or be pulled high or low externally to avoid unnecessary current drain.	
	L6	CUS		This pin has multiple functions.	
				USBDP	
GPIO7				General purpose IO pin 7	
				When not used as a USB connection, this pin defaults to a Hi-Z state after every RESET and must either be configured as an output using REG[64h] or be pulled high or low externally to avoid unnecessary current drain.	
IRQ	K8	LO3	0	This output pin is the IRQ pin for USB. When IRQ is activated, an active high pulse is generated and stays high until the IRQ is serviced by software at REG[404Ah] or REG[404Ch].	
	A9	LO3	0	This pin has multiple functions.	
PWMOUT				PWM Clock output	
				General purpose output	

4.2.3 Clock Input

Pin Name	PFBGA Pin#	I/O type (see key above)	RESET# State	Description	
CLKI	F5	CI	—	Typically used as input clock source for bus clock and memory clock	
CLKI2	B9	CI	—	Optionally used as input clock source for pixel clock	
		CI		Used as input clock source for USB.	
USBCLK	J8		—	Note: If this pin is not connected to an input clock source, this pin must be connected to VSS.	
USBOSCI	B1	I		USB Crystal Oscillator feedback input from crystal. For an example implementation circuit using a crystal oscillator, see Section 16.1, "USB Oscillator Circuit" on page 179.	
				Note: If this pin is not connected to a USB Crystal Oscillator, this pin must be connected to VSS.	
USBOSCO	C1	0	_	USB Crystal Oscillator output to crystal. For an example implementation circuit using a crystal oscillator, see Section 16.1, "USB Oscillator Circuit" on page 179.	

Table 4-4: Clock Input Pin Descriptions

4.2.4 Miscellaneous

Pin Name	PFBGA Pin#	I/O type (see key above)	RESET# State	Description	
CNF[6:0]	C9,C8,B8, D7,C7,B7, A7	CI		These inputs are used to configure the S1D13A05 - see Table 4-7: "Summary of Power-On/Reset Options," on page 25. Note: These pins are used for configuration of the S1D13A05 and must be connected directly to IO V_{DD} or V_{SS} .	
TESTEN	E7	T1		Test Enable input used for production test only (has type 1 pull-down resistor with a typical value of $50K\Omega$ at 3.3V). Note: This pin must be left un-connected.	

4.2.5 Power And Ground

Pin Name	PFBGA Pin#	I/O type (see key above)	RESET# State	Description	
IOVDD	L2,G4,H6, L9,A10,F11	Р	_	IO power supply.	
COREVDD	A2,C2,L10, J10	Р	_	Core power supply.	
VSS	B2,F2,K2, G5,F9,B10, K10	Р	_	GND for IOVDD and COREVDD.	

Table 4-6: Power And Ground Pin Descriptions

4.3 Summary of Configuration Options

These pins are used for configuration of the S1D13A05 and must be connected directly to IOV_{DD} or V_{SS} . The state of CNF[6:0] are latched on the rising edge of RESET#. Changing state at any other time has no effect.

S1D13A05	Power-On/Reset State										
Configuration Input	1 (cor	inected to	o IO V _{DD})	0 (connected to V _{SS})						
	Select host bus interface as follows:										
	CNF4	CNF2	CNF1	CNF0	Host Bus						
	1	0	0	0	SH-4/SH-3 interface, Big Endian						
	0	0	0	0	SH-4/SH-3 interface, Little Endian						
	1	0	0	1	MC68K #1, Big Endian						
	0	0	0	1	Reserved						
	1	0	1	0	MC68K #2, Big Endian						
	0	0	1	0	Reserved						
CNF4,CNF[2:0]	1	0	1	1	Generic #1, Big Endian						
0	0	0	1	1	Generic #1, Little Endian						
	1	1	0	0	Reserved						
	0	1	0	0	Generic #2, Little Endian						
	1	1	0	1	REDCAP2, Big Endian						
	0	1	0	1	Reserved						
	1	1	1	0	DragonBall (MC68EZ328/VZ328/SZ328), Big Endian						
	0	1	1	0	Reserved						
	Х	1	1	1	Reserved						
CNF3	Reserved. Must be										
CNF5 (see note)	WAIT# is active high	gh			WAIT# is active low						
CNF6	CLKI to BCLK divi	de ratio 2	:1		CLKI to BCLK divide ratio 1:1						

Table 4-7: Summary of Power-On/Reset Options

Note

If CNF5 = 1, the WAIT# pin should be tied low using a pull-down resistor. If CNF5 = 0, the WAIT# pin should be tied high using a pull-up resistor. If WAIT# is not used, this pin should be tied either high or low using a pull-up or pull-down resistor.

4.4 Host Bus Interface Pin Mapping

S1D13A05 Pin Name	Generic #1	Generic #2	Hitachi SH-3 /SH-4	Motorola MC68K #1	Motorola MC68K #2	Motorola REDCAP2	Motorola MC68EZ328/ MC68VZ328 DragonBall
AB[17:1]	A[17:1]	A[17:1]	A[17:1]	A[17:1]	A[17:1]	A[17:1]	A[17:1]
AB0	A0 ¹	A0	A0 ¹	LDS#	A0	A0 ¹	A0 ¹
DB[15:0]	D[15:0]	D[15:0]	D[15:0]	D[15:0]	D[15:0] ²	D[15:0]	D[15:0]
CS#	External	Decode	CSn#	External	Decode	CSn	CSX
M/R#							
CLKI	BUSCLK	BUSCLK	CKIO	CLK	CLK	CLK	CLKO
BS#	Connected	d to IOV _{DD}	BS#	AS#	AS#	Connected to IOV _{DD}	
RD/WR#	RD1#	Connected to IOV _{DD}	RD/WR#	R/W#	R/W#	R/W	Connected to IOV _{DD}
RD#	RD0#	RD#	RD#	Connected to IOV _{DD}	SIZ1	ŌĒ	ŌĒ
WE0#	WE0#	WE#	WE0#	Connected to IOV _{DD}	SIZ0	EB1	LWE
WE1#	WE1#	BHE#	WE1#	UDS#	DS#	EB0	UWE
WAIT#	WAIT#	WAIT#	WAIT#/ RDY#	DTACK#	DSACK1#	N/A	DTACK
RESET#	RESET#	RESET#	RESET#	RESET#	RESET#	RESET_OUT	RESET

Table 4-8: Host Bus Interface Pin Mapping

Note

¹ A0 for these busses is not used internally by the S1D13A05 and should be connected to V_{SS} . ² If the target MC68K bus is 32-bit, then these signals should be connected to D[31:16].

		ome Passive anel		Color I	Passive Panel					(Color TFT Panel				
Pin Name	Si	ngle		Format 1	Single Format 2		Generi	C TFT (TFT '	Type 1)	Sharp HR-TFT ¹	Casio TFT ¹	TFT Type 2 ¹	TFT Type 3 ¹	TFT Type 4	USB
	4-bit	8-bit	4-bit	8-bit	8-bit	16-Bit	9-bit	12-bit	18-bit	18-bit	18-bit	18-bit	18-bit	18-bit ³	
FPFRAME					FPFRAME					SPS	GSRT	STV	STV	FPFRAME	_
FPLINE					FPLINE					LP	GPCK	STB	LP	FPLINE	_
FPSHIFT					FPSHIFT					DCLK	CLK	CLK	CPH	FPSHIFT	_
DRDY		MOD		FPSHIFT 2	M	OD		DRDY		driven 0	no connect	INV	INV	DRDY	—
FPDAT0	driven 0	D0	driven 0	D0 (B5) ²	D0 (G3) ²	D0 (R6) ²	R2	R3	R5	R5	R5	R5	R5	R5	_
FPDAT1	driven 0	D1	driven 0	D1 (R5) ²	D1 (R3) ²	D1 (G5) ²	R1	R2	R4	R4	R4	R4	R4	R4	_
FPDAT2	driven 0	D2	driven 0	D2 (G4) ²	D2 (B2) ²	D2 (B4) ²	R0	R1	R3	R3	R3	R3	R3	R3	_
FPDAT3	driven 0	D3	driven 0	D3 (B3) ²	D3 (G2) ²	D3 (R4) ²	G2	G3	G5	G5	G5	G5	G5	G5	_
FPDAT4	D0	D4	D0 (R2) ²	D4 (R3) ²	D4 (R2) ²	D8 (B5) ²	G1	G2	G4	G4	G4	G4	G4	G4	_
FPDAT5	D1	D5	D1 (B1) ²	D5 (G2) ²	D5 (B1) ²	D9 (R5) ²	G0	G1	G3	G3	G3	G3	G3	G3	_
FPDAT6	D2	D6	D2 (G1) ²	D6 (B1) ²	D6 (G1) ²	D10 (G4) ²	B2	B3	B5	B5	B5	B5	B5	B5	—
FPDAT7	D3	D7	D3 (R1) ²	D7 (R1) ²	D7 (R1) ²	D11 (B3) ²	B1	B2	B4	B4	B4	B4	B4	B4	—
FPDAT8	driven 0	driven 0	driven 0	driven 0	driven 0	D4 (G3) ²	B0	B1	B3	B3	B3	B3	B3	B3	—
FPDAT9	driven 0	driven 0	driven 0	driven 0	driven 0	D5 (B2) ²	driven 0	R0	R2	R2	R2	R2	R2	R2	—
FPDAT10	driven 0	driven 0	driven 0	driven 0	driven 0	D6 (R2) ²	driven 0	driven 0	R1	R1	R1	R1	R1	R1	—
FPDAT11	driven 0	driven 0	driven 0	driven 0	driven 0	D7 (G1) ²	driven 0	driven 0	R0	R0	R0	R0	R0	R0	—
FPDAT12	driven 0	driven 0	driven 0	driven 0	driven 0	D12 (R3) ²	driven 0	G0	G2	G2	G2	G2	G2	G2	-
FPDAT13	driven 0	driven 0	driven 0	driven 0	driven 0	D13 (G2) ²	driven 0	driven 0	G1	G1	G1	G1	G1	G1	-
FPDAT14	driven 0	driven 0	driven 0	driven 0	driven 0	D14 (B1) ²	driven 0	driven 0	G0	G0	G0	G0	G0	G0	-
FPDAT15	driven 0	driven 0	driven 0	driven 0	driven 0	D15 (R1) ²	driven 0	B0	B2	B2	B2	B2	B2	B2	—
FPDAT16	driven 0	driven 0	driven 0	driven 0	driven 0	driven 0	driven 0	driven 0	B1	B1	B1	B1	B1	B1	—
FPDAT17	driven 0	driven 0	driven 0	driven 0	driven 0	driven 0	driven 0	driven 0	B0	B0	B0	B0	B0	B0	—
GPIO0	GPIO0	GPIO0	GPIO0	GPIO0	GPIO0	GPIO0	GPIO0	GPIO0	GPIO0	PS	POL	VCLK	CPV	GPI00	—
GPIO1	GPIO1	GPIO1	GPIO1	GPIO1	GPIO1	GPIO1	GPIO1	GPIO1	GPIO1	CLS	GRES	AP	OE	GPIO1	—
GPIO2	GPIO2	GPIO2	GPIO2	GPIO2	GPIO2	GPIO2	GPIO2	GPIO2	GPIO2	REV	FRP	POL	POL	GPIO2	—
GPIO3	GPIO3	GPIO3	GPIO3	GPIO3	GPIO3	GPIO3	GPIO3	GPIO3	GPIO3	SPL	STH	STH	EIO	GPIO3	—
GPIO4	GPIO4	GPIO4	GPIO4	GPIO4	GPIO4	GPIO4	GPIO4	GPIO4	GPIO4	GPIO4	GPIO4	GPIO4	GPIO4	GPIO4	USBPUP
GPIO5	GPIO5	GPIO5	GPIO5	GPIO5	GPIO5	GPIO5	GPIO5	GPIO5	GPIO5	GPIO5	GPIO5	GPIO5	GPIO5	GPIO5	USBDETECT
GPIO6	GPIO6	GPIO6	GPIO6	GPIO6	GPIO6	GPIO6	GPIO6	GPIO6	GPIO6	GPIO6	GPIO6	GPIO6	GPIO6	GPIO6	USBDM
GPIO7	GPIO7	GPIO7	GPIO7	GPIO7	GPIO7	GPIO7	GPIO7	GPIO7	GPIO7	GPIO7	GPIO7	GPIO7	GPIO7	GPI07	USBDP
GPO0							GPO0 (Ger	eral Purpos	e Output)					-	_
GPO1						GF	PO1						VCOM	GPO1	—
GPO2						GF	PO2						XOEV	GPO2	—
GPO3							PO3						CMD	GPO3	—
GPO4						GF	PO4						PCLK1	GPO4	_
GPO5							PO5						PCLK2	GPO5	—
GPO6						GF	PO6						XRESH	GPO6	—
GPO7						GF	P07						XRESV	GP07	-
GPO8							PO8						XOHV	GPO8	—
GPO9						GF	PO9						XSTBY	GPO9	_
GPO10						GP	O10						PMDE	GPO10	_
PWMOUT						-		PWMOUT							_

Table 4-9: LCD Interface Pin Mapping

Note

- ¹ GPIO pins which are used by the HR-TFT, Casio, TFT Type 2, and TFT Type 3 interfaces, must be configured as outputs using REG[64h] bits 23-16 after every RESET or power-up.
- ² These pin mappings use signal names commonly used for each panel type, however signal names may differ between panel manufacturers. The values shown in brackets represent the color components as mapped to the corresponding FPDATxx signals at the first valid edge of FPSHIFT. For further FPDATxx to LCD interface mapping, see Section 6.5, "Display Interface" on page 52.
- ³ The S1D13A05 also supports the 9-bit and 12-bit variations of the Type 4 TFT panel.

5 D.C. Characteristics

Note

When applying Supply Voltages to the S1D13A05, Core $\rm V_{DD}$ must be applied to the chip before, or simultaneously with IO $\rm V_{DD}$, or damage to the chip may result.

Symbol	Parameter	Rating	Units
Core V _{DD}	Supply Voltage	V _{SS} - 0.3 to 3.0	V
IO V _{DD}	Supply Voltage	V _{SS} - 0.3 to 4.0	V
V _{IN}	Input Voltage	V _{SS} - 0.3 to IO V _{DD} + 0.5	V
V _{OUT}	Output Voltage	V _{SS} - 0.3 to IO V _{DD} + 0.5	V
T _{STG}	Storage Temperature	-65 to 150	° C
T _{SOL}	Solder Temperature/Time	260 for 10 sec. max at lead	° C

Table 5-1: Absolute Maximum Ratings

Table 5-2: Recommended Operating Conditions

Symbol	Parameter	Condition	Min	Тур	Мах	Units
Coro V	Supply Voltage	$V_{SS} = 0 V$	1.8 (note 1)	2.0 (note 1)	2.2 (note 1)	V
Core V _{DD}	Supply Voltage	$V_{SS} = 0 V$	2.25	2.5	2.75	V
IO V _{DD}	Supply Voltage	$V_{SS} = 0 V$	3.0	3.3	3.6	V
V	Input Voltage		V _{SS}		IO V _{DD}	V
V _{IN}	Input Voltage		V _{SS}		$CORE V_{DD}$	
T _{OPR}	Operating Temperature		-40	25	85	° C

1. When Core V_{DD} is 2.0V \pm 10%, the MCLK must be less than or equal to 30MHz (MCLK \leq 30MHz)

Symbol	Parameter	Condition	Min	Тур	Max	Units
I _{DDS}	Quiescent Current	Quiescent Conditions			170	μA
I _{IZ}	Input Leakage Current		-1		1	μA
I _{OZ}	Output Leakage Current		-1		1	μA
V _{OH}	High Level Output Voltage	VDD = min I _{OH} = -3mA (Type 1) -6mA (Type 2)	V _{DD} - 0.4			v
V _{OL}	Low Level Output Voltage	VDD = min I _{OL} = 3mA (Type 1) 6mA (Type 2)			0.4	v
V _{IH}	High Level Input Voltage	LVTTL Level, V _{DD} = max	2.0			V
V _{IL}	Low Level Input Voltage	LVTTL Level, V _{DD} = min			0.8	V
R _{PD}	Pull Down Resistance	$V_{IN} = V_{DD}$	20	50	120	kΩ
Cl	Input Pin Capacitance				10	pF
с _о	Output Pin Capacitance				10	pF
C _{IO}	Bi-Directional Pin Capacitance				10	pF

Table 5-3: Electrical Characteristics for VDD = 3.3V typical

6 A.C. Characteristics

 $\begin{array}{l} Conditions: IO \; V_{DD} = 3.3V \pm 10\% \\ T_A = -40^\circ \; C \; to \; 85^\circ \; C \\ T_{rise} \; and \; T_{fall} \; for \; all \; inputs \; must \; be \leq 5 \; nsec \; (10\% \; \sim \; 90\%) \\ C_L = \; 50pF \; (Bus/MPU \; Interface) \\ C_L = \; 0pF \; (LCD \; Panel \; Interface) \end{array}$

6.1 Clock Timing

6.1.1 Input Clocks



Figure 6-1: Clock Input Requirements

Table 6-1 · Clock Inn	ut Requiremen	ts for CLKI when	CLKI to BCLK divide > 1
Tuble 0-1. Clock Inp	иі кединетен	is jor CLAI when	CLKI IO DCLK uiviue > 1

Symbol	Parameter	Min	Max	Units
f _{OSC}	Input Clock Frequency (CLKI)		100	MHz
T _{OSC}	Input Clock period (CLKI)	1/f _{OSC}		ns
t _{PWH}	Input Clock Pulse Width High (CLKI)	4.5		ns
t _{PWL}	Input Clock Pulse Width Low (CLKI)	4.5		ns
t _f	Input Clock Fall Time (10% - 90%)		5	ns
t _r	Input Clock Rise Time (10% - 90%)		5	ns

Note

Maximum internal requirements for clocks derived from CLKI must be considered when determining the frequency of CLKI. See Section 6.1.2, "Internal Clocks" on page 31 for internal clock requirements.

Symbol	Parameter	Min	Max	Units
fosc	Input Clock Frequency (CLKI)		66	MHz
T _{OSC}	Input Clock period (CLKI)	1/f _{OSC}		ns
t _{PWH}	Input Clock Pulse Width High (CLKI)	3		ns
t _{PWL}	Input Clock Pulse Width Low (CLKI)	3		ns
t _f	Input Clock Fall Time (10% - 90%)		5	ns
t	Input Clock Rise Time (10% - 90%)		5	ns

Table 6-2. Clock	Input Requirements	for CI KI when	CLKI to $BCLK$ divide = 1
Tuble 0-2. Clock	три кедитететь	i jor CLKI when	CLKI IO DCLK ulvide - 1

Note

Maximum internal requirements for clocks derived from CLKI must be considered when determining the frequency of CLKI. See Section 6.1.2, "Internal Clocks" on page 31 for internal clock requirements.

Table 6-3: Clock Input Requirements for CLKI2

Symbol	Parameter	Min	Max	Units
f _{osc}	Input Clock Frequency (CLKI2)		66	MHz
T _{OSC}	Input Clock period (CLKI2)	1/f _{OSC}		ns
t _{PWH}	Input Clock Pulse Width High (CLKI2)	3		ns
t _{PWL}	Input Clock Pulse Width Low (CLKI2)	3		ns
t _f	Input Clock Fall Time (10% - 90%)		5	ns
t r	Input Clock Rise Time (10% - 90%)		5	ns

Note

Maximum internal requirements for clocks derived from CLKI2 must be considered when determining the frequency of CLKI2. See Section 6.1.2, "Internal Clocks" on page 31 for internal clock requirements.

6.1.2 Internal Clocks

Symbol	Parameter		Min	Max	Units
f _{BCLK}	Bus Clock frequency			66	MHz
f		COREVDD = 2.0V		30	MHz
MCLK	Memory Clock frequency (see note 1) COREVDD = 2.5V			50	MHz
f _{PCLK}	Pixel Clock frequency			50	MHz
f PWMCLK	PWM Clock frequency			66	MHz

Table 6-4: Internal Clock Requirements

1. MCLK is derived from BCLK, therefore when BCLK is greater than 50MHz, MCLK must be divided using REG[04h] bits 5-4.

For further information on internal clocks, refer to Section 7, "Clocks" on page 85.

6.2 RESET# Timing



Figure 6-2 S1D13A05 RESET# Timing

Table 6-5 S1D13A05 RESET# Timing

Symbol	Parameter	Min	Max	Units
t1	Active Reset Pulse Width	1	_	CLKI

Note

6.3.1 Generic #1 Interface Timing



Figure 6-3: Generic #1 Interface Timing

Symbol	Parameter	Min	Max	Unit
f _{CLK}	Bus clock frequency		50	MHz
T _{CLK}	Bus clock period	1/f _{CLK}		ns
t1	A[16:1], M/R# setup to first CLK rising edge where $CS# = 0$ and either RD0#, RD1# = 0 or WE0#, WE1# = 0	0		ns
t2	CS# setup to CLK rising edge	0		ns
t3	RD0#, RD1#, WE0#, WE1# setup to CLK rising edge	0		ns
t4	RD0#, RD1# or WE0#, WE1# state change to WAIT# driven low	3	8	ns
t5	A[16:1], M/R# and CS# hold from RD0#, RD1#, WE0#, WE1# rising edge	0		ns
t6	CS# deasserted to reasserted	0		ns
t7	WAIT# rising edge to RD0#, RD1#, WE0#, WE1# rising edge	0		ns
t8	WE0#, WE1#, RD0#, RD1# deasserted to reasserted	1		T _{CLK}
t9	CLK rising edge to WAIT# rising edge	5	14	ns
t10	Rising edge of either RD0#, RD1# or WE0#, WE1# to WAIT# high impedance		5	ns
t11	D[15:0] setup to 4th rising CLK edge after CS#=0 and WE0#, WE1#=0	1		T _{CLK}
t12	D[15:0] hold from WE0#, WE1# rising edge (write cycle)	0		ns
t13	D[15:0] valid to WAIT# rising edge (read cycle)	0.5		T _{CLK}
t14	D[15:0] hold from RD0#, RD1# rising edge (read cycle)	2		ns
t15	Cycle Length	6		T _{CLK}

Table 6-6:	Generic #	l Interface	Timing
<i>I ubic</i> 0 0.	Ocheric III	merjace	Inning

Table 6-7: Generic #1 Interface Truth Table for Little Endian

WE0#	WE1#	RD0#	RD1#	D[15:8]	D[7:0]	Comments
0	0	1	1	valid	valid	16-bit write
0	1	1	1	-	- valid 8-bit write; data on low byte (even byte addres	
1	0	1	1	valid	-	8-bit write; data on high byte (odd byte address ¹)
1	1	0	0	valid	valid	16-bit read
1	1	0	1	-	valid	8-bit read; data on low byte (even byte address ¹)
1	1	1	0	valid	-	8-bit read; data on high byte (odd byte address ¹)

Table 6-8: Generic #1 Interface Truth Table for Big Endian

WE0#	WE1#	RD0#	RD1#	D[15:8]	D[7:0]	Comments
0	0	1	1	valid	valid	16-bit write
0	1	1	1	-	valid	8-bit write; data on low byte (odd byte address ¹)
1	0	1	1	valid	valid - 8-bit write; data on high byte (even byte addr	
1	1	0	0	valid valid 16-bit read		16-bit read
1	1	0	1	- valid 8-bit read; data on low byte (odd byte addre		8-bit read; data on low byte (odd byte address ¹)
1	1	1	0	valid	-	8-bit read; data on high byte (even byte address ¹)

1. Because A0 is not used internally, all addresses are seen by the S1D13A05 as even addresses (16-bit word address aligned on even byte addresses).





Figure 6-4: Generic #2 Interface Timing

Symbol	Parameter	Min	Max	Unit
f _{BUSCLK}	Bus clock frequency		50	MHz
T _{BUSCLK}	Bus clock period	1/f _{BUSCLK}		ns
t1	A[16:0], M/R#, BHE# setup to first BUSCLK rising edge where $CS# = 0$ and either RD# = 0 or WE# = 0	0		ns
t2	CS# setup to BUSCLK rising edge	0		ns
t3	RD#, WE# setup to BUSCLK rising edge	0		ns
t4	RD# or WE# state change to WAIT# driven low	3	9	ns
t5	A[16:0], M/R#, BHE# and CS# hold from RD#, WE# rising edge	0		ns
t6	CS# deasserted to reasserted	0		ns
t7	WAIT# rising edge to RD#, WE# rising edge	0		ns
t8	WE#, RD# deasserted to reasserted	1		T _{BUSCLK}
t9	WAIT# rising edge after BUSCLK rising edge	5	14	ns
t10	Rising edge of either RD# or WE# to WAIT# high impedance		7	ns
t11	D[15:0] setup to 4th rising BUSCLK edge after CS#=0 and WE#=0	1		T _{BUSCLK}
t12	D[15:0] hold from WE# rising edge (write cycle)	0		ns
t13	D[15:0] valid to WAIT# rising edge setup (read cycle)	0.5		T _{BUSCLK}
t14	D[15:0] hold from RD# rising edge (read cycle)	2		ns
t15	Cycle Length	6		T _{BUSCLK}

Table 6-10: Generic #2 Interface Truth Table for Little Endian

WE#	RD#	BHE#	A 0	D[15:8]	D[7:0]	Comments
0	1	0	0	valid	valid	16-bit write
0	1	1	0	-	valid	8-bit write at even address
0	1	0	1	valid	-	8-bit write at odd address
1	0	0	0	valid	valid	16-bit read
1	0	1	0	-	valid	8-bit read at even address
1	0	0	1	valid	-	8-bit read at odd address

6.3.3 Hitachi SH-3 Interface Timing



Figure 6-5: Hitachi SH-3 Interface Timing

Note

A minimum of one software wait state is required.
Symbol	Parameter	Min	Max	Unit
fcкio	Bus clock frequency		66	MHz
Т _{СКЮ}	Bus clock period	1/f _{CKIO}		ns
t1	A[16:1], RD/WR# setup to CKIO	0		ns
t2	BS# setup	0		ns
t3	BS# hold	9		ns
t4	CSn# setup	0		ns
t5	WEn#, RD# setup to next CKIO after BS# low	0		ns
t6	Falling edge CSn# to WAIT# driven low	4	9	ns
t7	D[15:0] setup to 3rd CKIO rising edge after BS# deasserted (write cycle)	1		ns
t8	WE#, RD# deasserted to A[16:1], M/R#, RD/WR# deasserted	0		ns
t9	Rising edge of WAIT# to BS# falling	T _{CKIO} + 16		ns
t10	CKIO rising edge before WAIT# deasserted to WEn#, RD# asserted for next cycle	2		т _{скю}
t11	Rising edge of WAIT# to WE#, RD# deasserted	0		ns
t12	WAIT# rising edge after CKIO rising edge	5	14	ns
t13	Rising edge of CSn# to WAIT# high impedance		6	ns
t14	D[15:0] hold from WEn# deasserted (write cycle)	0		ns
t15	D[15:0] setup to WAIT# rising edge (read cycle)	0.5		Тскю
t16	Rising edge of RD# to D[15:0] high impedance (read cycle)	3	7	ns
t17	Cycle Length	5		Т _{СКЮ}

1. The S1D13A05 requires 2ns of write data hold time.

6.3.4 Hitachi SH-4 Interface Timing



Figure 6-6: Hitachi SH-4 Interface Timing

Note

A minimum of one software wait state is required.

Symbol	Parameter	Min	Max	Unit
f _{CKIO}	Bus clock frequency		66	MHz
т _{скю}	Bus clock period	1/f _{CKIO}		ns
t1	A[16:1], M/R#, RD/WR# setup to CKIO	0		ns
t2	BS# setup	0		ns
t3	BS# hold	9		ns
t4	CSn# setup	0		ns
t5	WEn#, RD# setup to 1st CKIO rising edge after BS# low	0		ns
t6	Falling edge CSn# to RDY driven high	3	7	ns
t7	D[15:0] setup to 3rd CKIO rising edge after BS# deasserted (write cycle)	1		ns
t8	WE#,RD# deasserted to A[16:1],M/R#,RD/WR# deasserted	0		ns
t9	RDY falling edge to BS# falling	T _{CKIO} + 11		ns
t10	CKIO rising edge before RDY deasserted to WEn#, RD# asserted for next cycle	2		т _{скіо}
t11	RDY falling edge to WE#,RD# deasserted	0		ns
t12	RDY falling edge after CKIO rising edge	5	14	ns
t13	Rising edge CSn# to RDY rising edge	4	10	ns
t14	CKIO falling edge to RDY tristate	4	12	ns
t15	D[15:0] hold from WEn# deasserted (write cycle)	0		ns
t16	D[15:0] valid setup to RDY falling edge (read cycle)	0.5		Т _{СКЮ}
t17	Rising edge of RD# to D[15:0] high impedance (read cycle)	2	7	ns
t18	Cycle Length	4		Т _{СКЮ}

Tahle f	5-12.	Hitachi	SH-4	Interface	Timino
Tuble)-12.	macm	511-4	interjace	1 unung



6.3.5 Motorola MC68K #1 Interface Timing

Figure 6-7: Motorola MC68K #1 Interface Timing

Symbol	Parameter	Min	Max	Unit
f _{CLK}	Bus clock frequency		50	MHz
T _{CLK}	Bus clock period	1/f _{CLK}		ns
t1	A[16:1], M/R#, R/W# and CS# and AS# and UDS#, LDS# setup to first CLK rising edge	1		ns
t2	CS# and AS# asserted to DTACK# driven	2	7	ns
t3	A[16:1], M/R#, R/W# and CS# hold from AS# rising edge	0		ns
t4	AS# rising edge to CLK falling edge	1		ns
t5	DTACK# falling edge to UDS#, LDS# rising edge	0		ns
t6	CLK rising edge to DTACK# falling edge	5	14	ns
t7	AS# rising edge to DTACK# rising edge	3	9	ns
t8	1st CLK falling edge after AS# deasserted to DTACK# high impedance		0.5 T _{CLK} + 12	ns
t9	D[15:0] valid to 4th CLK rising edge where $CS\# = 0$, $AS\# = 0$ and either UDS# = 0 or LDS# = 0 (write cycle)	1		T _{CLK}
t10	D[15:0] hold from DTACK# falling edge (write cycle)	0		ns
t11	D[15:0] valid setup time to DTACK# goes low (read cycle)	0.5		T _{CLK}
t12	UDS#, LDS# rising edge to D[15:0] high impedance (read cycle)	2		ns
t13	Cycle Length	7		T _{CLK}

Table 6-13:	Motorola	MC68K#1	Interface	Timing

Page 41



6.3.6 Motorola MC68K #2 Interface Timing

Figure 6-8: Motorola MC68K #2 Interface Timing

Symbol	Parameter	Min	Max	Unit
f _{CLK}	Bus clock frequency		50	MHz
T _{CLK}	Bus clock period	1/f _{CLK}		ns
t1	A[16:0], M/R#, R/W#, SIZ[1:0] and CS# and AS# and DS# setup to first CLK rising edge	0		ns
t2	CS# and AS# asserted low to DSACK1# driven	2	7	ns
t3	A[16:1], M/R#, R/W#, SIZ[1:0] hold from AS# rising edge	0		ns
t4	CS# hold from AS# rising edge	0		ns
t5	DS# rising edge to AS# rising edge	0		ns
t6	AS# setup to CLK falling edge	1		ns
t7	DSACK1# falling edge to DS# rising edge	0		ns
t8	CLK rising edge to DSACK1# falling edge	5	14	ns
t9	AS# rising edge to DSACK1# rising edge	3	9	ns
t10	1st CLK falling edge after AS# deasserted to DSACK1# high impedance		T _{CLK} + 3	ns
t11	D[15:0] setup to 4th CLK rising edge after CS#=0, AS#=0, DS#=0, and DSACK1#=0	1		T _{CLK}
t12	D[15:0] hold from DSACK1# falling edge	0		ns
t13	D[15:0] valid setup to DSACK1# falling edge (read cycle)	0.5		T _{CLK}
t14	DS# rising edge to D[15:0] high impedance (read cycle)	2	9	ns
t15	Cycle Length	7		T _{CLK}

Table 6-14: Motorola	MC68K#2	Interface	Timing
10000 0 1000000000		1	



6.3.7 Motorola REDCAP2 Interface Timing

Figure 6-9: Motorola Redcap2 Interface Timing

Symbol	Parameter	Min	Max	Unit
f _{ско}	Bus clock frequency		17	MHz
Т _{СКО}	Bus clock period	1/f _{CKO}		ns
t1	A[16:1], R/W, CSn# setup to CKO rising edge	0		ns
t2	EB0, EB1 setup to CKO rising edge (write)	0		ns
t3	D[15:0] input setup to 4th CKO rising edge after CSn# and $\overline{\text{EB0}}$ or $\overline{\text{EB1}}$ asserted low (write cycle)	1		тско
t4	D[15:0] input hold from 4th CKO rising edge after CSn# and $\overline{EB0}$ or $\overline{EB1}$ asserted low (write cycle)	7		ns
t5	EB0, EB1, OE setup to CKO rising edge (read cycle)	0		ns
t6a	1st CKO rising edge after CSn#, EB0 or EB1,OE asserted low to D[15:0] valid for MCLK = BCLK (read cycle)		6Т _{СКО} +17	ns
t6b	1st CKO rising edge after CSn#, EB0 or EB1,OE asserted low to D[15:0] valid for MCLK = BCLK \div 2 (read cycle)		9Т _{СКО} +17	ns
t6c	1st CKO rising edge after CSn#, EB0 or EB1,OE asserted low to D[15:0] valid for MCLK = BCLK \div 3 (read cycle)		12T _{CKO} +17	ns
t6d	1st CKO rising edge after CSn#, EB0 or EB1,OE asserted low to D[15:0] valid for MCLK = BCLK \div 4 (read cycle)		15T _{CKO} +17	ns
t7	EB0, EB1, OE falling edge to D[15:0] driven (read cycle)	2	9	ns
t8	A[16:1], R/W, CSn hold from CKO rising edge	0		ns
t9	EB0, EB1 setup to CKO rising edge (write cycle)	1		ns
t10	CKO falling edge to EB0, EB1, OE deasserted (read)	0		ns
t11	OE, EB0, EB1 deasserted to D[15:0] output high impedance (read)	2	8	ns
t12	Cycle Length (note 1)			т _{ско}

Table 6-15: Motorola Redcap2	Interface Timing
------------------------------	------------------

The cycle length for the REDCAP interface is fixed at 10 T_{CKO}.
 The Read and Write 2D BitBLT functions are not available when using the REDCAP interface.



6.3.8 Motorola Dragonball Interface Timing with DTACK

Figure 6-10: Motorola Dragonball Interface Timing with DTACK

Symbol	Parameter	Min	Max	Unit
f _{CLKO}	Clock frequency		66 (note 1)	MHz
Т _{СLKO}	Clock period	1/f _{CLKO}		ns
t1	A[16:1], CSX, UWE, LWE, OE setup to CLKO rising edge	1		ns
t2	CSX asserted low to DTACK driven	2	7	ns
t3	A[16:1] hold from CSX rising edge	0		ns
t4	DTACK falling edge to UWE, LWE and CSX rising edge	0		ns
t5	UWE, LWE deasserted to reasserted	1		Т _{СLКО}
t6	D[15:0] valid to fourth CLKO rising edge where $\overline{CSX} = 0$ and $\overline{UWE} = 0$ or $\overline{LWE} = 0$ (write cycle)	1		Т _{СLКО}
t7	D[15:0] hold from DTACK falling edge (write cycle)	0		ns
t8	D[15:0] valid setup to DTACK falling edge (read cycle)	0.5		Т _{СLКО}
t9	CSX rising edge to D[15:0] high impedance (read cycle)	2	6	ns
t10	CLKO rising edge to DTACK# falling edge	5	14	ns
t11	CSX rising edge to DTACK rising edge	3	9	ns
t12	First CLKO falling edge after deassertion of CSX# to DTACK# high impedance	0.5T _{CLKO} + 4	0.5T _{CLKO} + 8	ns
t13	Cycle Length	8		Т _{СLKO}

Table 6-16: Motorola Dragonball Interface Timing with DTACK

1. The MC68SZ328 with a maximum clock frequency of 66MHz is supported. The MC68VZ328 with a maximum clock frequency of 33MHz is supported. The MC68EZ328 with a maximum clock frequency of 16MHz is supported.



6.3.9 Motorola Dragonball Interface Timing w/o DTACK

Figure 6-11: Motorola Dragonball Interface Timing w/o DTACK

Symbol	Parameter	Min	Max	Unit
fclko	Bus clock frequency		33 (note 1)	MHz
T _{CLKO}	Bus clock period	1/f _{CLKO}		ns
t1	A[16:1] and CSX# and UWE#, LWE# and OE# setup to CLKO rising edge	1		ns
t2	D[15:0] valid to 4th CLK rising edge where CSX# = 0 and UWE# = 0 or LWE# = 0 (write cycle)	1		Т _{СLКО}
t3	CSX# and OE# asserted low to D[15:0] driven (read cycle)	2	8	ns
t4a	1st CLKO rising edge after CSX# and OE# asserted to D[15:0] valid for MCLK=BCLK (read cycle)		7	Т _{СLКО}
t4b	1st CLKO rising edge after CSX# and OE# asserted to D[15:0] valid for MCLK=BCLK ÷ 2 (read cycle)		10	Т _{СLКО}
t4c	1st CLKO rising edge after CSX# and OE# asserted to D[15:0] valid for MCLK=BCLK ÷ 3 (read cycle) (see note 2)		13	Т _{СLКО}
t5	A[16:1] and UWE#, LWE# and OE# and D[15:0] (write) hold from CSX# rising edge	0		ns
t6	CSX# rising edge to D[15:0] high impedance	2	8	ns
t7	Cycle Length (see note 3)			T _{CLKO}

1. The MC68VZ328 with a maximum clock frequency of 33MHz is supported. The MC68EZ328 with a maximum clock frequency of 16MHz is supported.

- 2. The MC68EZ328 does not support the MCLK = BCLK ÷ 3 and MCLK = BCLK ÷ 4 options. The MC68VZ328 does not support the MCLK = BCLK ÷ 4 option.
- The cycle length for the Dragonball w/o DTACK interface is fixed at 10 T_{CLKO}.
 The Read and Write 2D BitBLT functions are not available when using the Dragonball w/o DTACK interface.

6.4 LCD Power Sequencing

6.4.1 Passive/TFT Power-On Sequence



Figure 6-12: Passive/TFT Power-On Sequence Timing

Table 6-18: Passive/TFT Power-On Sequence Time	ming
--	------

Symbol	Parameter	Min	Мах	Units
t1	LCD signals active to LCD bias active	Note 1	Note 1	
t2	Power Save Mode disabled to LCD signals active	0	1	BCLK

1. t1 is controlled by software and must be determined from the bias power supply delay requirements of the panel connected.

6.4.2 Passive/TFT Power-Off Sequence



Figure 6-13: Passive/TFT Power-Off Sequence Timing

Table 6-19: Passive/TFT Power-Off Sequenc	e Timing
---	----------

Symbol	Parameter	Min	Мах	Units
t1	LCD bias deactivated to LCD signals inactive	Note 1	Note 1	
t2	Power Save Mode enabled to LCD signals low	0	1	BCLK

1. t1 is controlled by software and must be determined from the bias power supply delay requirements of the panel connected.

6.5 Display Interface



The timing parameters required to drive a flat panel display are shown below. Timing details for each supported panel type are provided in the remainder of this section.

Figure 6-14: Panel Timing Parameters

Symbol	Description	Derived From	Units
HT	Horizontal Total	((REG[20h] bits 6-0) + 1) x 8	
HDP ¹	Horizontal Display Period ¹	((REG[24h] bits 6-0) + 1) x 8	
HDPS	Horizontal Display Period Start Position	For STN panels: ((REG[28h] bits 9-0) + 22)	Ts
	Tionzoniai Display Feriod Start Fosition	For TFT panels: ((REG[28h] bits 9-0) + 5)	
HPS	FPLINE Pulse Start Position	(REG[2Ch] bits 9-0) + 1	
HPW	FPLINE Pulse Width	(REG[2Ch] bits 22-16) + 1	
VT	Vertical Total	(REG[30h] bits 9-0) + 1	
VDP	Vertical Display Period	(REG[34h] bits 9-0) + 1	
VDPS	Vertical Display Period Start Position	REG[38h] bits 9-0	Lines (HT)
VPS	FPFRAME Pulse Start Position	REG[3Ch] bits 9-0	
VPW	FPFRAME Pulse Width	(REG[3Ch] bits 18-16) + 1	

1. For passive panels, the HDP must be a minimum of 32 pixels and must be increased by multiples of 16. For TFT panels, the HDP must be a minimum of 8 pixels and must be increased by multiples of 8.

2. The following formulas must be valid for all panel timings:

HDPS + HDP < HT VDPS + VDP < VT

6.5.1 Generic STN Panel Timing



Figure 6-15: Generic STN Panel Timing

VT = Vertical Total = [(REG[30h] bits 9-0) + 1] lines VPS = FPFRAME Pulse Start Position = 0 lines, because REG[3Ch] bits 9-0 = 0VPW = FPFRAME Pulse Width = [(REG[3Ch] bits 18-16) + 1] lines VDPS = Vertical Display Period Start Position = 0 lines, because REG[38h] bits 9-0 = 0VDP = Vertical Display Period = [(REG[34h] bits 9-0) + 1] lines HT = Horizontal Total $= [((REG[20h] bits 6-0) + 1) \times 8] pixels$ HPS = FPLINE Pulse Start Position = [(REG[2Ch] bits 9-0) + 1] pixels HPW = FPLINE Pulse Width = [(REG[2Ch] bits 22-16) + 1] pixels HDPS = Horizontal Display Period Start Position= 22 pixels, because REG[28h] bits 9-0 = 0 HDP = Horizontal Display Period $= [((REG[24h] bits 6-0) + 1) \times 8] pixels$ *For passive panels, the HDP must be a minimum of 32 pixels and must be increased by multiples of 16. *HPS should comply with the following formula: HPS > HDP + 22HPS + HPW < HT *Panel Type Bits (REG[0Ch] bits 1-0) = 00b (STN) *FPFRAME Pulse Polarity Bit (REG[3Ch] bit 23) = 1 (active high) *FPLINE Polarity Bit (REG[2Ch] bit 23) = 1 (active high) *MOD¹ is the MOD signal when REG[0Ch] bits 21-16 = 0 (MOD toggles every FPFRAME) *MOD² is the MOD signal when REG[0Ch] bits 21-16 = n (MOD toggles every n FPLINE)



6.5.2 Single Monochrome 4-Bit Panel Timing

Figure 6-16: Single Monochrome 4-Bit Panel Timing

VDP	= Vertical Display Period = (REG[34h] bits 9:0) + 1 Lines
VNDP	= Vertical Non-Display Period = VT - VDP
	= (REG[30h] bits 9:0) - (REG[34h] bits 9:0) Lines
HDP	= Horizontal Display Period
	= ((REG[24h] bits 6:0) + 1) x 8Ts
HNDP	= Horizontal Non-Display Period
	= HT - HDP
	= (((REG[20h] bits 6:0) + 1) x 8Ts) - (((REG[24h] bits 6:0) + 1) x 8Ts)



Figure 6-17: Single Monochrome 4-Bit Panel A.C. Timing

Symbol	Parameter	Min	Тур	Max	Units
t1	FPFRAME setup to FPLINE falling edge	note 2			Ts (note 1)
t2	FPFRAME hold from FPLINE falling edge	note 3			Ts
t3	FPLINE period	note 4			Ts
t4	FPLINE pulse width	note 5			Ts
t5	MOD transition to FPLINE rising edge	note 6			Ts
t6	FPSHIFT falling edge to FPLINE rising edge	note 7			Ts
t7	FPSHIFT falling edge to FPLINE falling edge	t6 + t4			Ts
t8	FPLINE falling edge to FPSHIFT falling edge	t14 + 2			Ts
t9	FPSHIFT period	4			Ts
t10	FPSHIFT pulse width low	2			Ts
t11	FPSHIFT pulse width high	2			Ts
t12	FPDAT[7:4] setup to FPSHIFT falling edge	1			Ts
t13	FPDAT[7:4] hold to FPSHIFT falling edge	2			Ts
t14	FPLINE falling edge to FPSHIFT rising edge	note 8			Ts

Table 6-21: Single Monochrome 4-Bit Panel A.C. Timing

- 1. Ts = pixel clock period
- 2. t1_{min}
- $= HPS + t4_{min}$ $= t3_{min} (HPS + t4_{min})$ 3. t2_{min}
- 4. t3_{min} $= H\ddot{T}$
- 5. t4_{min} = HPW
- 6. t5_{min} = HPS - 1
- = HPS (HDP + HDPS) + 2, if negative add t3_{min} 7. t6_{min}
- 8. $t14_{min}$ = HDPS (HPS + $t4_{min}$), if negative add $t3_{min}$



6.5.3 Single Monochrome 8-Bit Panel Timing

Figure 6-18: Single Monochrome 8-Bit Panel Timing

VDP	= Vertical Display Period
VNDP	= (REG[34h] bits 9:0) + 1 Lines = Vertical Non-Display Period
	= VT - VDP = (REG[30h] bits 9:0) - (REG[34h] bits 9:0) Lines
HDP	= Horizontal Display Period
	= ((REG[24h] bits 6:0) + 1) x 8Ts
HNDP	= Horizontal Non-Display Period
	= HT - HDP
	= (((REG[20h] bits 6:0) + 1) x 8Ts) - (((REG[24h] bits 6:0) + 1) x 8Ts)



Figure 6-19: Single Monochrome 8-Bit Panel A.C. Timing

Symbol	Parameter	Min	Тур	Max	Units
t1	FPFRAME setup to FPLINE falling edge	note 2			Ts (note 1)
t2	FPFRAME hold from FPLINE falling edge	note 3			Ts
t3	FPLINE period	note 4			Ts
t4	FPLINE pulse width	note 5			Ts
t5	MOD transition to FPLINE rising edge	note 6			Ts
t6	FPSHIFT falling edge to FPLINE rising edge	note 7			Ts
t7	FPSHIFT falling edge to FPLINE falling edge	t6 + t4			Ts
t8	FPLINE falling edge to FPSHIFT falling edge	t14 + 4			Ts
t9	FPSHIFT period	8			Ts
t10	FPSHIFT pulse width low	4			Ts
t11	FPSHIFT pulse width high	4			Ts
t12	FPDAT[7:0] setup to FPSHIFT falling edge	4			Ts
t13	FPDAT[7:0] hold to FPSHIFT falling edge	4			Ts
t14	FPLINE falling edge to FPSHIFT rising edge	note 8			Ts

Table 6-22: Single	e Monochrome 8-1	Bit Panel A.C.	Timing
--------------------	------------------	----------------	--------

- 1. Ts = pixel clock period
- 2. t1_{min}
- $= HPS + t4_{min}$ = t3_{min} (HPS + t4_{min}) = HT 3. t2_{min}
- 4. t3_{min}
- = HPW 5. t4_{min}
- 6. t5_{min} = HPS - 1
- 7. $t6_{min}$ = HPS (HDP + HDPS) + 4, if negative add $t3_{min}$ 8. $t14_{min}$ = HDPS (HPS + $t4_{min}$), if negative add $t3_{min}$



6.5.4 Single Color 4-Bit Panel Timing

Figure 6-20: Single Color 4-Bit Panel Timing

VDP	= Vertical Display Period
	= (REG[34h] bits 9:0) + 1 Lines
VNDP	= Vertical Non-Display Period
	= VT - VDP
	= (REG[30h] bits 9:0) - (REG[34h] bits 9:0) Lines
HDP	= Horizontal Display Period

- = ((REG[24h] bits 6:0) + 1) x 8Ts
- HNDP = Horizontal Non-Display Period
 - = HT HDP
 - = (((REG[20h] bits 6:0) + 1) x 8Ts) (((REG[24h] bits 6:0) + 1) x 8Ts)



Figure 6-21: Single Color 4-Bit Panel A.C. Timing

Symbol	Parameter	Min	Тур	Max	Units
t1	FPFRAME setup to FPLINE falling edge	note 2			Ts (note 1)
t2	FPFRAME hold from FPLINE falling edge	note 3			Ts
t3	FPLINE period	note 4			Ts
t4	FPLINE pulse width	note 5			Ts
t5	MOD transition to FPLINE rising edge	note 6			Ts
t6	FPSHIFT falling edge to FPLINE rising edge	note 7			Ts
t7	FPSHIFT falling edge to FPLINE falling edge	t6 + t4			Ts
t8	FPLINE falling edge to FPSHIFT falling edge	t14 + 0.5			Ts
t9	FPSHIFT period	1			Ts
t10	FPSHIFT pulse width low	0.5			Ts
t11	FPSHIFT pulse width high	0.5			Ts
t12	FPDAT[7:4] setup to FPSHIFT falling edge	0.5			Ts
t13	FPDAT[7:4] hold to FPSHIFT falling edge	0.5			Ts
t14	FPLINE falling edge to FPSHIFT rising edge	note 8			Ts

Table 6-23: Single Color 4-Bit Panel A.C. Timing

- Ts = pixel clock period 1.
- 2. t1_{min}
- = HPS + t4_{min} = t3_{min} (HPS + t4_{min}) = HT t2_{min} З.
- 4. t3_{min}
- 5. t4_{min} = HPW
- 6. t5_{min} = HPS - 1
- $\begin{array}{ll} t6_{min} &= HPS (HDP + HDPS) + 1.5), \mbox{ if negative add } t3_{min} \\ t14_{min} &= HDPS (HPS + t4_{min}) + 1, \mbox{ if negative add } t3_{min} \end{array}$ 7.
- 8.



6.5.5 Single Color 8-Bit Panel Timing (Format 1)

Figure 6-22: Single Color 8-Bit Panel Timing (Format 1)

VDP	= Vertical Display Period
	= (REG[34h] bits 9:0) + 1 Lines
VNDP	= Vertical Non-Display Period
	= VT - VDP
	= (REG[30h] bits 9:0) - (REG[34h] bits 9:0) Lines
HDP	= Horizontal Display Period
	= ((REG[24h] bits 6:0) + 1) x 8Ts
HNDP	= Horizontal Non-Display Period
	= HT - HDP
	= (((REG[20h] bits 6:0) + 1) x 8Ts) - (((REG[24h] bits 6:0) + 1) x 8Ts)



Figure 6-23: Single Color 8-Bit Panel A.C. Timing (Format 1)

Symbol	Parameter	Min	Тур	Max	Units
t1	FPFRAME setup to FPLINE falling edge	note 2			Ts (note 1)
t2	FPFRAME hold from FPLINE falling edge	note 3			Ts
t3	FPLINE period	note 4			Ts
t4	FPLINE pulse width	note 5			Ts
t6a	FPSHIFT falling edge to FPLINE rising edge	note 6			Ts
t6b	FPSHIFT2 falling edge to FPLINE rising edge	note 7			Ts
t7a	FPSHIFT falling edge to FPLINE falling edge	t6a + t4			Ts
t7b	FPSHIFT2 falling edge to FPLINE falling edge	t6b + t4			Ts
t8	FPLINE falling edge to FPSHIFT rising, FPSHIFT2 falling edge	t14 + 2			Ts
t9	FPSHIFT2, FPSHIFT period	4		6	Ts
t10	FPSHIFT2, FPSHIFT pulse width low	2			Ts
t11	FPSHIFT2, FPSHIFT pulse width high	2			Ts
t12	FPDAT[7:0] setup to FPSHIFT2, FPSHIFT falling edge	1			Ts
t13	FPDAT[7:0] hold from FPSHIFT2, FPSHIFT falling edge	1			Ts
t14	FPLINE falling edge to FPSHIFT rising edge	note 8			Ts

- 1. Ts = pixel clock period
- 2. $t1_{min} = HPS + t4_{min}$
- 3. $t2_{min} = t3_{min} (HPS + t4_{min})$
- 4. $t3_{min} = HT$
- 5. $t4_{min} = HPW$
- 6. $t6a_{min} = HPS (HDP + HDPS)$, if negative add $t3_{min}$
- 7. $t6b_{min} = HPS (HDP + HDPS) + 2$, if negative add $t3_{min}$
- 8. $t14_{min}$ = HDPS (HPS + $t4_{min}$), if negative add $t3_{min}$



6.5.6 Single Color 8-Bit Panel Timing (Format 2)

No	otes:
- T - C	he duty cycle of FPSHIFT changes in order to process 8 pixels in 3 FPSHIFT rising clocks is = Pixel clock period (PCLK) plagram drawn with 2 FPLINE vertical blank period example timing for a 320x240 panel
	Figure 6-24: Single Color 8-Bit Panel Timing (Format 2)
b	= Vertical Display Period
DΡ	= (REG[34h] bits 9:0) + 1 Lines = Vertical Non-Display Period

VNDP = Vertical No = VT - VDP

VDP

- = (REG[30h] bits 9:0) (REG[34h] bits 9:0) Lines
- HDP = Horizontal Display Period
 - = ((REG[24h] bits 6:0) + 1) x 8Ts
- HNDP = Horizontal Non-Display Period
 - = HT HDP
 - = (((REG[20h] bits 6:0) + 1) x 8Ts) (((REG[24h] bits 6:0) + 1) x 8Ts)



Figure 6-25: Single Color 8-Bit Panel A.C. Timing (Format 2)

Table 6-25: Single Color 8-Bit Panel A.C. Timing (Format 2)					
Symbol	Parameter	Min	Тур	Max	Units
t1	FPFRAME setup to FPLINE falling edge	note 2			Ts (note 1)
t2	FPFRAME hold from FPLINE falling edge	note 3			Ts
t3	FPLINE period	note 4			Ts
t4	FPLINE pulse width	note 5			Ts
t5	MOD transition to FPLINE rising edge	note 6			Ts
t6	FPSHIFT falling edge to FPLINE rising edge	note 7			Ts
t7	FPSHIFT falling edge to FPLINE falling edge	t6 + t4			Ts
t8	FPLINE falling edge to FPSHIFT falling edge	t14 + 2			Ts
t9	FPSHIFT period	2			Ts
t10	FPSHIFT pulse width low	1			Ts
t11	FPSHIFT pulse width high	1			Ts
t12	FPDAT[7:0] setup to FPSHIFT falling edge	1			Ts
t13	FPDAT[7:0] hold to FPSHIFT falling edge	1			Ts
t14	FPLINE falling edge to FPSHIFT rising edge	note 8			Ts

Table 6-25: Single Color 8-Bit Panel A.C. Tin	ming (Format 2)
---	-----------------

- 1. Ts = pixel clock period
- 2. t1_{min}
- $= HPS + t4_{min}$ $= t3_{min} (HPS + t4_{min})$ 3. t2_{min}
- $= H\ddot{T}$ 4. t3_{min}
- t4_{min} = HPW 5.
- t5_{min} = HPS - 1 6.
- = HPS (HDP + HDPS) + 1, if negative add $t3_{min}$ 7. t6_{min}
- 8. $t14_{min} = HDPS (HPS + t4_{min})$, if negative add $t3_{min}$



6.5.7 Single Color 16-Bit Panel Timing

Figure 6-26: Single Color 16-Bit Panel Timing

VDP	= Vertical Display Period
	= (REG[34h] bits 9:0) + 1 Lines
VNDP	= Vertical Non-Display Period
	= VT - VDP
	= (REG[30h] bits 9:0) - (REG[34h] bits 9:0) Lines
HDP	= Horizontal Display Period
	= ((REG[24h] bits 6:0) + 1) x 8Ts
HNDP	= Horizontal Non-Display Period
	= HT - HDP
	= (((REG[20h] bits 6:0) + 1) x 8Ts) - (((REG[24h] bits 6:0) + 1) x 8Ts)



Figure 6-27: Single Color 16-Bit Panel A.C. Timing

Symbol	Parameter	Min	Тур	Max	Units
t1	FPFRAME setup to FPLINE falling edge	note 2			Ts (note 1)
t2	FPFRAME hold from FPLINE falling edge	note 3			Ts
t3	FPLINE period	note 4			Ts
t4	FPLINE pulse width	note 5			Ts
t5	MOD transition to FPLINE rising edge	note 6			Ts
t6	FPSHIFT falling edge to FPLINE rising edge	note 7			Ts
t7	FPSHIFT falling edge to FPLINE falling edge	t6 + t4			Ts
t8	FPLINE falling edge to FPSHIFT falling edge	t14 + 3			Ts
t9	FPSHIFT period	5			Ts
t10	FPSHIFT pulse width low	2			Ts
t11	FPSHIFT pulse width high	2			Ts
t12	FPDAT[15:0] setup to FPSHIFT rising edge	2			Ts
t13	FPDAT[15:0] hold to FPSHIFT rising edge	2			Ts
t14	FPLINE falling edge to FPSHIFT rising edge	note 8			Ts

- 1. Ts = pixel clock period
- 2. $t1_{min} = HPS + t4_{min}$
- 3. $t2_{min} = t3_{min} (HPS + t4_{min})$
- 4. $t3_{min} = HT$
- 5. $t4_{min} = HPW$
- 6. $t5_{min} = HPS 1$
- 7. $t6_{min}$ = HPS (HDP + HDPS) + 2, if negative add $t3_{min}$
- 8. $t14_{min}$ = HDPS (HPS + $t4_{min}$), if negative add $t3_{min}$



6.5.8 Generic TFT Panel Timing

Figure 6-28: Generic TFT Panel Timing

VT VPS VPW	= Vertical Total = FPFRAME Pulse Start Position = FPFRAME Pulse Width	= [(REG[30h] bits 9-0) + 1] lines = (REG[3Ch] bits 9-0) lines = [(REG[3Ch] bits 18-16) + 1] lines
VDPS	= Vertical Display Period Start Positic	n= (REG[38h] bits 9-0) lines
VDP	= Vertical Display Period	= [(REG[34h] bits 9-0) + 1] lines
HT	= Horizontal Total	= [((REG[20h] bits 6-0) + 1) x 8] pixels
HPS	= FPLINE Pulse Start Position	= [(REG[2Ch] bits 9-0) + 1] pixels
HPW	= FPLINE Pulse Width	= [(REG[2Ch] bits 22-16) + 1] pixels
HDPS	= Horizontal Display Period Start Pos	ition= [(REG[28h] bits 9-0) + 5] pixels
HDP	= Horizontal Display Period	= [((REG[24h] bits 6-0) + 1) x 8] pixels

*For TFT panels, the HDP must be a minimum of 8 pixels and must be increased by multiples of 8.
*Panel Type Bits (REG[0Ch] bits 1-0) = 01 (TFT)
*FPLINE Pulse Polarity Bit (REG[2Ch] bit 23) = 0 (active low)
*FPFRAME Polarity Bit (REG[3Ch] bit 23) = 0 (active low)

6.5.9 9/12/18-Bit TFT Panel Timing



Figure 6-29: 18-Bit TFT Panel Timing

VDP	= Vertical Display Period = VDP Lines	
VNDP	= Vertical Non-Display Period = VNDP1 + VNDP2	
VNDP1	= VT - VDP Lines = Vertical Non-Display Period 1 = VNDP - VNDP2 Lines	
VNDP2	= Vertical Non-Display Period 2	
	= VDPS - VPS Lines	if negative add VT
HDP	= Horizontal Display Period	
	= HDP Ts	
HNDP	= Horizontal Non-Display Period	
	= HNDP1 + HNDP2	
	= HT - HDP Ts	
HNDP1	= Horizontal Non-Display Period 1	
	= HDPS - HPS Ts	if negative add HT
HNDP2	= Horizontal Non-Display Period 2	-
	= HPS - (HDP + HDPS) Ts	if negative add HT



Figure 6-30: TFT A.C. Timing

Symbol	Parameter	Min	Тур	Max	Units
t1	FPFRAME cycle time	VT			Lines
t2	FPFRAME pulse width low	VPW			Lines
t3	FPFRAME falling edge to FPLINE falling edge phase difference	HPS			Ts (note 1)
t4	FPLINE cycle time	HT			Ts
t5	FPLINE pulse width low	HPW			Ts
t6	FPLINE Falling edge to DRDY active	note 2		250	Ts
t7	DRDY pulse width	HDP			Ts
t8	DRDY falling edge to FPLINE falling edge	note 3			Ts
t9	FPSHIFT period	1			Ts
t10	FPSHIFT pulse width high	0.5			Ts
t11	FPSHIFT pulse width low	0.5			Ts
t12	FPLINE setup to FPSHIFT falling edge	0.5			Ts
t13	DRDY to FPSHIFT falling edge setup time	0.5			Ts
t14	DRDY hold from FPSHIFT falling edge	0.5			Ts
t15	Data setup to FPSHIFT falling edge	0.5			Ts
t16	Data hold from FPSHIFT falling edge	0.5			Ts

Table 6-27: TFT A.C. Timing

1. Ts = pixel clock period

2. t6min = HDPS - HPS

3. t8min = HPS - (HDP + HDPS)

if negative add HT if negative add HT





6.5.10 Sharp HR-TFT Panel Timing

Figure 6-31: Sharp HR-TFT Panel Horizontal Timing

Symbol	Parameter	Min	Тур	Max	Units
t1	Horizontal total period	8	note 2	1024	Ts (note 1)
t2	FPSHIFT (DCLK) active	9	note 3	1025	Ts
t3	Horizontal display period	8	note 4	1024	Ts
t4	GPIO3 (SPL) pulse width		1		Ts
t5	FPLINE (LP) pulse width	1	note 5	256	Ts
t6	FPLINE (LP) falling edge to GPIO3 (SPL) rising edge	2	note 6	-	Ts
t7	GPIO1 (CLS) pulse width	0	note 7	511	Ts
t8	GPIO1 (CLS) falling edge to GPIO0 (PS1) rising edge	0	note 8	63	Ts
t9	GPIO0 (PS2) toggle width	0	note 9	127	Ts
t10	GPIO0 (PS2) first falling edge to GPIO0 (PS2) first rising edge	0	note 10	255	Ts
t11	GPIO0 (PS3) pulse width	0	note 11	127	Ts
t12	GPIO2 (REV) toggle position to FPLINE (LP) rising edge	0	note 12	31	Ts

Table 6-28: Sharp	HR-TFT Panel	Horizontal Timing
-------------------	--------------	-------------------

1. Ts = pixel clock period

2. t1typ = [(REG[20h] bits 6-0) + 1] * 8

3. t2typ = [((REG[24h] bits 6-0) + 1) * 8] + 1

4. t3typ = [(REG[24h] bits 6-0) + 1] * 8

12. t12typ = (REG[B4h] bits 4-0)



Figure 6-32: Sharp HR-TFT Panel Vertical Timing

Symbol	Parameter	Min	Тур	Max	Units
t1	FPFRAME (SPS) pulse width	1	note 3	8	Lines (note 1)
t2	Vertical total period	1	note 4	1024	Lines
t3	FPFRAME (SPS) rising/falling edge to FPLINE (LP) rising edge		1 (note 5)		Ts (note 2)
t4	FPLINE (LP) rising edge to FPFRAME (SPS) rising/falling edge	0	note 5	1023	Ts
t5	Vertical display start position	0	note 6	1023	Lines
t6	Vertical display period	1	note 7	1024	Lines
t7	Extra driving period for GPIO0 (PS1/2)	0	note 8	7	Lines

Table 6-29: Sharp HR-TFT Panel Vertical Timing

- 1. Lines = 1 Horizontal Line
- 2. Ts = pixel clock period
- 3. t1typ = (REG[3Ch] bits 18-16) + 1
- 4. t2typ = (REG[30h] bits 9-0) + 1
- 5. t3typ The FPFRAME (SPS) rising/falling edge can occur before or after FPLINE (LP) rising edge depending on the value stored in the FPLINE Pulse Start Position bits (REG[2Ch] bits 9-0). To obtain the case indicated by t3, set the FPLINE Pulse Start Position bits to 0 and the FPFRAME (SPS) rising/falling edge will occur 1 Ts before the FPLINE (LP) rising edge. To obtain the case indicated by t4, set the FPLINE Pulse Start Position bits to a value between 1 and the Horizontal Total - 1. Then t4 = (Horizontal Total Period - 1) - (REG[2Ch] bits 9-0)
- 6. t5typ = (REG[38h] bits 9-0)
- 7. t6typ = (REG[34h] bits 9-0) + 1
- 8. t7typ = (REG[B8h] bits 2-0)

6.5.11 Casio TFT Panel Timing



Figure 6-33: Casio TFT Horizontal Timing

Symbol	Parameter	Min	Тур	Max	Units
t1	Horizontal pulse start position	1	note 2	1024	Ts (note 1)
t2	Horizontal total	8	note 3	1024	Ts
t3	Horizontal pulse width	1	note 4	128	Ts
t4	Pixel clock period		note 5		Ts
t5	Horizontal display period start position	4	note 6	1027	Ts
t6	Horizontal display period	8	note 7	1024	Ts
t7	FPLINE (GPCK) rising edge to GPIO3 (STH) rising edge	0	note 8	63	Ts
t8	GPIO3 (STH) pulse width		1		Ts
t9	FPLINE (GPCK) rising edge to GPIO1 (GRES) falling edge	0	note 9	63	Ts
t10	GPIO1 (GRES) falling edge to FPLINE (GPCK) rising edge	1	note 10	64	Ts
t11	FPLINE (GPCK) rising edge to GPIO2 (FRP) toggle point	0	note 11	127	Ts

1. Ts = pixel clock period

2. t1typ = [(REG[2Ch] bits 9-0) + 1)

3. t2typ = [(REG[20h] bits 6-0) + 1) * 8

4. t3typ = [(REG[2Ch] bits 22-16) + 1]

5. t4typ = depends on the pixel clock (PCLK)
- 6. t5typ = (REG[28h] bits 9-0) + 4
- 7. t6typ = [(REG[24h] bits 6-0) + 1] * 8
- 8. t7typ = (REG[C0h] bits 29-24)
- 9. t9typ = (REG[C0h] bits 5-0)
- 10. t10typ = (REG[C0h] bits 13-8) + 1
- 11. t11typ = (REG[C0h] bits 22-16)



Figure 6-34: Casio TFT Vertical Timing

Table 6-31:	Casio	TFT	Vertical	Timing
-------------	-------	-----	----------	--------

Symbol	Parameter	Min	Тур	Max	Units
t1	Vertical total	1	note 2	1024	lines (note 1)
t2	Vertical pulse start	0	note 3	1023	lines
t3	Vertical pulse width	1	note 4	8	lines
t4	Vertical display period start position	1	note 5	1024	lines
t5	Vertical display period	1	note 6	1024	lines

- 1. Lines = 1 Horizontal Line
- 2. t1typ = (REG[30h] bits 9-0) + 1
- 3. t2typ = (REG[3Ch] bits 9-0)
- 4. t3typ = (REG[3Ch] bits 18-16) + 1
- 5. t4typ = (REG[38h] bits 9-0) + 1
- 6. t5typ = (REG[34h] bits 9-0) + 1

6.5.12 TFT Type 2 Panel Timing



Figure 6-35: TFT Type 2 Horizontal Timing

Symbol	Parameter	Min	Тур	Max	Units
t1	Horizontal total period	1	note 2	1024	Ts (note 1)
t2	FPLINE (STB) pulse width		5		Ts
t3	GPIO0 (VCLK) rising edge to FPLINE (STB) rising edge	7	note 3	16	Ts
t4	FPLINE (STB) rising edge to GPIO0 (VCLK) falling edge	7	note 4	16	Ts
t5	FPLINE (STB) rising edge to GPIO3 (STH) rising edge		note 5		Ts
t6	GPIO3 (STH) pulse width		1		Ts
t7	Data setup time	0.5			Ts
t8	Data hold time	0.5			Ts
t9	Horizontal display period	8	note 6	1024	Ts
t10	FPLINE (STB) rising edge to GPIO1 (AP) rising edge	40	note 7	90	Ts
t11	GPIO1 (AP) pulse width	20	note 8	270	Ts
t12	FPLINE (STB) rising edge to GPIO2 (POL) toggle position		10		Ts

- 1. Ts = pixel clock period
- 2. t1typ = [(REG[20h] bits 6-0) + 1] * 8
- 3. t3typ = (REG[BCh] bits 1-0)
 - Selected from 7, 9, 12 or 16 Ts
- 4. t4typ = (REG[BCh] bits 4-3)
- Selected from 7, 9, 12 or 16 Ts
- 5. t5typ = (REG[28h] bits 9-0) + 3 Ts
- 6. t9typ = [(REG[24h] bits 6-0) + 1] * 8
- 7. t10typ = (REG[BCh] bits 9-8)
- Selected from 40, 52, 68 or 90 Ts 8. t11typ = (REG[BCh] bits 13-11)
 - Selected from 20, 40, 80, 120, 150, 190, 240 or 270 Ts



Figure 6-36: TFT Type 2 Vertical Timing

Table 6-33: TFT Type 2	Vertical Timing
------------------------	-----------------

Symbol	Parameter	Min	Тур	Max	Units
t1	Vertical total period	8		1024	Lines
t2	FPFRAME (STV) pulse width		1		Lines
t3	GPIO3 (STH) rising edge to FPFRAME (STV) rising edge		0		Ts (note 1)
t4	Vertical display start position	0	note 3	1024	Lines (note 2)
t5	Vertical display period	1	note 4	1024	Ts

- 1. Ts = pixel clock period
- 2. Lines = 1 Horizontal Line
- 3. t4typ = (REG[38h] bits 9-0)
- 4. t5typ = (REG[34h] bits 9-0)





Figure 6-37: TFT Type 3 Horizontal Timing

Symbol	Parameter	Min	Тур	Max	Units
t1	Horizontal total period	8		1024	Ts (note 1)
t2	FPLINE (LP) pulse width	1		256	Ts
t3	FPLINE (LP) rising edge to GPIO3 (EIO) rising edge				Ts
t4	GPIO3 (EIO) pulse width		1		Ts
t5	GPIO3 (EIO) rising edge to 1st data		1		Ts
t6	Data setup time	0.5			Ts
t7	Data hold time	0.5			Ts
t8	Horizontal display period	8		1024	Ts
t9	FPLINE (LP) rising edge to GPIO1 (OE) rising edge	0		512	Ts
t10	GPIO1 (OE) pulse width	0		512	Ts
t11	FPLINE (LP) rising edge to GPIO2 (POL) toggle position	0		512	Ts
t12	FPLINE (LP) rising edge to GPO1 (VCOM) toggle position	0		512	Ts
t13	FPLINE (LP) rising edge to GPIO0 (CPV) rising edge		0		Ts
t14	GPIO0 (CPV) pulse width	0		512	Ts

1. Ts = pixel clock period

2. t1typ = [(REG[20h] bits 6-0) + 1] * 8

3. t2typ = (REG[2Ch] bits 22-16) + 1

3. t3typ = (REG[28h] bits 9-0) + 4 Ts

- 4. t4typ = Selected from 0, 1, 2 Ts
- 6. t8typ = [(REG[24h] bits 6-0) + 1] * 8
- 7. t9typ = (REG[D8h] bits 15-8) * 2
- 8. t10typ = (REG[D8h] bits 23-16) * 2
- 9. t11typ = (REG[D8h] bits 31-24) * 2
- 10. t12typ = (REG[DCh] bits 7-0) * 2

7. t14typ = (REG[DCh] bits 15-8) * 2



Figure 6-38: TFT Type 3 Vertical Timing

Symbol	Parameter	Min	Тур	Max	Units
t1	Vertical total period	1		1024	Lines
t2	FPFRAME (STV) pulse width		1		Lines
t3	GPIO0 (CPV) rising edge to FPFRAME (STV) rising (falling) edge		0.5		Lines
t4	Vertical display start position	1			Lines
t5	Vertical display period	1		1024	Lines
t6	GPO2 (XOEV) rising edge to GPIO0 (CPV) rising edge	0		512	Ts
t7	GPIO0 (CPV) rising edge to GPO2 (XOEV) falling edge	0		512	Ts

Table 6-35: TFT Type 3 Vertical Timing

1. Ts = pixel clock period

2. t4typ = (REG[38h] bits 9-0)

2. t5typ = (REG[34h] bits 9-0) + 1

3. t6typ = (REG[DCh] bits 23-16) * 2

4. t7typ = (REG[DCh] bits 31-24) * 2

6.5.14 TFT Type 4 Panel Timing



Figure 6-39: TFT Type 4 Panel Timing

VDP	= Vertical Display Period = VDP Lines	
VNDP	= Vertical Non-Display Period = VNDP1 + VNDP2	
VNDP1	= VT - VDP Lines = Vertical Non-Display Period 1 = VNDP - VNDP2 Lines	
VNDP2	= Vertical Non-Display Period 2	if we we thus he ded V/T
HDP	= VDPS - VPS Lines = Horizontal Display Period = HDP Ts	if negative add VT
HNDP	= Horizontal Non-Display Period = HNDP1 + HNDP2 = HT - HDP Ts	
HNDP1	= Horizontal Non-Display Period 1 = HDPS - (HPS + 1) + 5 Ts	if negative add HT
HNDP2	= Horizontal Non-Display Period 2 = (HPS + 1) - (HDP + HDPS + 5) Ts	if negative add HT



Figure 6-40: TFT Type 4 A.C. Timing

Symbol	Parameter	Min	Тур	Max	Units
t1	FPFRAME cycle time	VT			Lines
t2	FPFRAME pulse width low	VPW			Lines
t3	FPFRAME falling edge to FPLINE falling edge phase difference	HPS + 1			Ts (note 1)
t4	FPLINE cycle time	HT			Ts
t5	FPLINE pulse width low	HPW			Ts
t6	FPLINE Falling edge to DRDY active	note 2		250	Ts
t7	DRDY active to data setup		8		Ts
t8	DRDY pulse width	HDP			Ts
t9	DRDY falling edge to FPLINE falling edge	note 3			Ts
t10	FPSHIFT period	1			Ts
t11	FPSHIFT pulse width high	0.5			Ts
t12	FPSHIFT pulse width low	0.5			Ts
t13	FPLINE setup to FPSHIFT falling edge	0.5			Ts
t14	DRDY to FPSHIFT falling edge setup time	0.5			Ts
t15	DRDY hold from FPSHIFT falling edge	0.5			Ts
t16	Data setup to FPSHIFT falling edge	0.5			Ts
t17	Data hold from FPSHIFT falling edge	0.5			Ts

Table 6-36: TFT Type 4 A.C. Timing

1. Ts = pixel clock period

2. t6min = HDPS - (HPS + 1) + 5

3. t8min = (HPS + 1) - (HDP + HDPS + 5)

if negative add HT if negative add HT

6.6 USB Timing



Figure 6-41 Data Signal Rise and Fall Time



Figure 6-42 Differential Data Jitter



Figure 6-43 Differential to EOP Transition Skew and EOP Width



Figure 6-44 Receiver Jitter Tolerance

Symbol	Parameter	Conditions	Waveform	Min	Тур	Max	Unit
USB _{FREQ}	USB Clock Frequency				48		MHz
T _{PERIOD}	USB Clock Period		Figure 6-41		$\frac{1}{\text{USB}_{\text{FREQ}}}$		
T _R	Rise & Fall Times	C _L = 50 pF	Figure 6-41	4		20	ns
T _F		Notes 1,2	gui e e	4		20	
T _{RFM}	Rise/Fall time matching	(T _R / T _F)	Figure 6-41	90		110	%
V _{CRS}	Output Signal Crossover Voltage			1.3		2.0	V
Z _{DRV}	Driver Output Resistance	Steady State Drive		28 ^{Note 5}		44	Ω
T _{DRATE}	Data Rate			11.97	12	12.03	Mbs
T _{DDJ1}	Source Differential Driver Jitter to Next Transition	Notes 3,4.	Figure 6-42	-3.5	0	3.5	ns
T _{DDJ2}	Source Differential Driver Jitter for Paired Transitions	Notes 3,4	Figure 6-42	-4.0	0	4.0	ns
T _{DEOP}	Differential to EOP Transition Skew	Note 4	Figure 6-43	-2	0	5	ns
T _{EOPT}	Source EOP Width	Note 4	Figure 6-43	160	167	175	ns
T _{JR1}	Receiver Data Jitter Tolerance to Next Transition	Note 4	Figure 6-44	-18.5	0	18.5	ns
T _{JR2}	Receiver Data Jitter Tolerance for Paired Transitions	Note 4	Figure 6-44	-9	0	9	ns
T _{EOPR1}	EOP Width at Receiver; Must reject as EOP	Note 4	Figure 6-43	40			ns
T _{EOPR2}	EOP Width at Receiver; Must accept as EOP	Note 4	Figure 6-43	80			ns

1 Measured from 10% to 90% of the data signal.

- 2 The rising and falling edges should be smoothly transitioning (monotonic).
- 3 Timing difference between the differential data signals.
- 4 Measured at crossover point of differential data signals.
- 5 20 Ω is placed in series to meet this USB specification. The actual driver output impedance is 15 Ω .

7 Clocks

7.1 Clock Descriptions

7.1.1 BCLK

BCLK is an internal clock derived from CLKI or CLKI2 (see REG[04h] bit 0). If CLKI is selected as the source, BCLK can be a divided version (÷1, ÷2) of CLKI. CLKI is typically derived from the host CPU bus clock.

The source clock options for BCLK may be selected as in the following table.

Source Clock Options	BCLK Selection
CLKI	CNF6 = 0
CLKI ÷ 2	CNF6 = 1

Table 7-1: BCLK Clock Selection

Note

For synchronous bus interfaces, it is recommended that BCLK be set the same as the CPU bus clock (not a divided version of CLKI) e.g. SH-3, SH-4.

7.1.2 MCLK

MCLK provides the internal clock required to access the embedded SRAM. The S1D13A05 is designed with efficient power saving control for clocks (clocks are turned off when not used); reducing the frequency of MCLK does not necessarily save more power. Furthermore, reducing the MCLK frequency relative to the BCLK frequency increases the CPU cycle latency and so reduces screen update performance. For a balance of power saving and performance, the MCLK should be configured to have a high enough frequency setting to provide sufficient screen refresh as well as acceptable CPU cycle latency.

Note

The maximum frequency of MCLK is 50MHz (30MHz if running CORE V_{DD} at 2.0V \pm 10%). As MCLK is derived from BCLK, when BCLK is greater than 50MHz, MCLK must be divided using REG[04h] bits 5-4.

The source clock options for MCLK may be selected as in the following table.

Table 7-2: MCLK Clock Selection

Source Clock Options	MCLK Selection				
BCLK	REG[04h] bits 5-4 = 00				
BCLK ÷ 2	REG[04h] bits 5-4 = 01				
BCLK ÷ 3	REG[04h] bits 5-4 = 10				
BCLK ÷ 4	REG[04h] bits 5-4 = 11				

7.1.3 PCLK

PCLK is the internal clock used to control the panel. It should be chosen to match the optimum frame rate of the panel. See Section 10, "Frame Rate Calculation" on page 162 for details on the relationship between PCLK and frame rate.

Some flexibility is possible in the selection of PCLK. Firstly, panels typically have a range of permissible frame rates. Secondly, it may be possible to choose a higher PCLK frequency and tailor the horizontal non-display period to bring down the frame-rate to its optimal value.

The source clock options for PCLK may be selected as in the following table.

Source Clock Options	PCLK Selection
MCLK	REG[08h] bits 7-0 = 00h
MCLK ÷2	REG[08h] bits 7-0 = 10h
MCLK ÷3	REG[08h] bits 7-0 = 20h
MCLK ÷4	REG[08h] bits 7-0 = 30h
MCLK ÷8	REG[08h] bits 7-0 = 40h
BCLK	REG[08h] bits 7-0 = 01h
BCLK ÷2	REG[08h] bits 7-0 = 11h
BCLK ÷3	REG[08h] bits 7-0 = 21h
BCLK ÷4	REG[08h] bits 7-0 = 31h
BCLK ÷8	REG[08h] bits 7-0 = 41h
CLKI	REG[08h] bits 7-0 = 02h
CLKI ÷2	REG[08h] bits 7-0 = 12h
CLKI ÷3	REG[08h] bits 7-0 = 22h
CLKI ÷4	REG[08h] bits 7-0 = 32h
CLKI ÷8	REG[08h] bits 7-0 = 42h
CLKI2	REG[08h] bits 7-0 = 03h
CLKI2 ÷2	REG[08h] bits 7-0 = 13h
CLKI2 ÷3	REG[08h] bits 7-0 = 23h
CLKI2 ÷4	RREG[08h] bits 7-0 = 33h
CLKI2 ÷8	REG[08h] bits 7-0 = 43h

Table 7-3: PCLK Clock Selection

There is a relationship between the frequency of MCLK and PCLK that must be maintained.

SwivelView Orientation	Color Depth (bpp)	MCLK to PCLK Relationship
	16	f _{MCLK} ≥ f _{PCLK}
SwivelView 0° and 180°	8	$f_{MCLK} \ge f_{PCLK} \div 2$
	4	$f_{MCLK} \ge f_{PCLK} \div 4$
	2	$f_{MCLK} \ge f_{PCLK} \div 8$
	1	$f_{MCLK} \ge f_{PCLK} \div 16$
SwivelView 90° and 270° $$	16/8/4/2/1	$f_{MCLK} \ge 1.25 f_{PCLK}$

 Table 7-4: Relationship between MCLK and PCLK

7.1.4 PWMCLK

PWMCLK is the internal clock used by the Pulse Width Modulator for output to the panel.

The source clock options for PWMCLK may be selected as in the following table.

Table 7-5: PWMCLK Clock Selection

Source Clock Options	PWMCLK Selection
CLKI	REG[70h] bits 2-1 = 00
CLKI2	REG[70h] bits 2-1 = 01
MCLK	REG[70h] bits 2-1 = 10
PCLK	REG[70h] bits 2-1 = 11

For further information on controlling PWMCLK, see "PWM Clock Configuration Register" on page 121..

7.2 Clock Selection



The following diagram provides a logical representation of the S1D13A05 internal clocks used for the LCD controller.

Figure 7-1: Clock Selection

Note

¹ CNF6 must be set at RESET#.

7.3 Clocks versus Functions

Table 7-6: "S1D13A05 Internal Clock Requirements", lists the internal clocks required for the following S1D13A05 functions.

Function	Bus Clock (BCLK)	Memory Clock (MCLK)	Pixel Clock (PCLK)	PWM Clock (PWMCLK)	USB Clock (USBCLK)	
Register Read/Write	d/Write Required Not Required		Not Required	Not Required ¹	Not Required	
Memory Read/Write	te Required Required		Not Required	Not Required ¹	Not Required	
Look-Up Table Register Read/Write	Required	Required	Not Required	Not Required ¹	Not Required	
Software Power Save	Required	Not Required	Not Required	Not Required ¹	Not Required	
LCD Output	Required	Required	Required	Not Required ¹	Not Required	
USB Register Read/Write	Required	Not Required	Not Required	Not Required	Required	

Table 7-6: S1D13A05 Internal Clock Requirements

Note

¹PWMCLK is an optional clock (see Section 7.1.4, "PWMCLK" on page 87).

8 Registers

This section discusses how and where to access the S1D13A05 registers. It also provides detailed information about the layout and usage of each register.

8.1 Register Mapping

The S1D13A05 registers are memory-mapped. When the system decodes the input pins as CS# = 0 and M/R# = 0, the registers may be accessed. The register space is decoded by AB[17:0] and is mapped as follows.

M/R#	Address	Size	Function			
1	00000h to 40000h	256K bytes	SRAM memory			
0	0000h to 00E3h	227 bytes	Configuration registers			
0	4000h to 4054h	84 bytes	USB registers			
0	8000h to 8019h	25 bytes	2D Acceleration Registers			
0	10000h to 1FFFEh	65536 bytes (64K bytes)	2D Accelerator Data Port			

Table 8-1: S1D13A05 Register Mapping

8.2 Register Set

The S1D13A05 register set is as follows.

Register	Pg	Register	Pg						
	-		гу						
LCD Register Descriptions (Offset = 0h)									
Read-Only Configuration Registers REG[00h] Product Information Register 93									
Clock Configuration Registers									
REG[04h] Memory Clock Configuration Register	94	REG[08h] Pixel Clock Configuration Register	95						
		ration Registers							
REG[0Ch] Panel Type & MOD Rate Register	96	REG[10h] Display Settings Register	97						
REG[14h] Power Save Configuration Register	100								
		ble Registers							
REG[18h] Look-Up Table Write Register	101	REG[1Ch] Look-Up Table Read Register	102						
Dis	play Mo	de Registers							
REG[20h] Horizontal Total Register	103	REG[24h] Horizontal Display Period Register	103						
REG[28h] Horizontal Display Period Start Position Register	104	REG[2Ch] FPLINE Register	104						
REG[30h] Vertical Total Register	105	REG[34h] Vertical Display Period Register	106						
REG[38h] Vertical Display Period Start Position Register	106	REG[3Ch] FPFRAME Register	107						
REG[40h] Main Window Display Start Address Register	108	REG[44h] Main Window Line Address Offset Register	108						
REG[48h] Extended Panel Type Register	108								
Picture-in-F	Picture F	Plus (PIP ⁺) Registers							
REG[50h] PIP ⁺ Window Display Start Address Register	110	REG[54h] PIP ⁺ Window Line Address Offset Register	110						
REG[58h] PIP ⁺ Window X Positions Register	111	REG[5Ch] PIP ⁺ Window Y Positions Register	113						
Mise	cellaneo	us Registers							
REG[60h] Reserved	115	REG[64h] GPIO Status and Control Register	115						
REG[68h] GPO Status and Control Register	119	REG[70h] PWM Clock Configuration Register	121						
REG[74h] PWMOUT Duty Cycle Register	122	REG[80h] Scratch Pad A Register	123						
REG[84h] Scratch Pad B Register	123	REG[88h] Scratch Pad C Register	123						
Exte	nded Pa	nel Registers							
REG[A0h] HR-TFT CLS Width Register	124	REG[A4h] HR-TFT PS1 Rising Edge Register	124						
REG[A8h] HR-TFT PS2 Rising Edge Register	124	REG[ACh] HR-TFT PS2 Toggle Width Register	125						
REG[B0h] HR-TFT PS3 Signal Width Register	125	REG[B4h] HR-TFT REV Toggle Point Register	125						
REG[B8h] HR-TFT PS1/2 End Register	126	REG[BCh] Type 2 TFT Configuration Register	126						
REG[C0h] Casio TFT Timing Register	129	REG[D8h] Type 3 TFT Configuration 0 Register	128						
REG[DCh] Type 3 TFT Configuration 1 Register	129	REG[E0h] Type 3 TFT PCLK Divide Register	130						
REG[E4h] Type 3 TFT Partial Mode Display Control Register	131	REG[E8h] Type 3 TFT Partial Area 0 Positions Register	132						
REG[ECh] Type 3 TFT Partial Area 1 Positions Register	132	REG[F0h] Type 3 TFT Partial Area 2 Positions Register	133						
REG[F4h] Type 3 TFT Command Store Register	133	REG[F8h] Type 3 TFT Miscellaneous Register	134						

Register	Pg	Register	Pg						
USB Register Descriptions (Offset = 4000h)									
REG[4000h] Control Register	135	REG[4002h] Interrupt Enable Register 0	136						
REG[4004h] Interrupt Status Register 0		REG[4006h] Interrupt Enable Register 1	138						
REG[4008h] Interrupt Status Register 1	138	REG[4010h] Endpoint 1 Index Register	139						
REG[4012h] Endpoint 1 Receive Mailbox Data Register	139	REG[4018h] Endpoint 2 Index Register	139						
REG[401Ah] Endpoint 2 Transmit Mailbox Data Register	140	REG[401Ch] Endpoint 2 Interrupt Polling Interval Register	140						
REG[4020h] Endpoint 3 Receive FIFO Data Register	140	REG[4022h] Endpoint 3 Receive FIFO Count Register	140						
REG[4024h] Endpoint 3 Receive FIFO Status Register	141	REG[4026h] Endpoint 3 Maximum Packet Size Register	141						
REG[4028h] Endpoint 4 Transmit FIFO Data Register	141	REG[402Ah] Endpoint 4 Transmit FIFO Count Register	142						
REG[402Ch] Endpoint 4 Transmit FIFO Status Register	142	REG[402Eh] Endpoint 4 Maximum Packet Size Register	142						
REG[4030h] Endpoint 4 Maximum Packet Size Register	142	REG[4032h] USB Status Register	143						
REG[4034h] Frame Counter MSB Register	144	REG[4036h] Frame Counter LSB Register	144						
REG[4038h] Extended Register Index	144	REG[403Ah] Extended Register Data	144						
REG[403Ah], Index[00h] Vendor ID MSB	145	REG[403Ah], Index[01h] Vendor ID LSB	145						
REG[403Ah], Index[02h] Product ID MSB	145	REG[403Ah], Index[03h] Product ID LSB	145						
REG[403Ah], Index[04h] Release Number MSB	145	REG[403Ah], Index[05h] Release Number LSB	145						
REG[403Ah], Index[06h] Receive FIFO Almost Full Threshold		REG[403Ah], Index[07h] Transmit FIFO Almost Empty Thres	nold 146						
REG[403Ah], Index[08h] USB Control	146	REG[403Ah], Index[09h] Maximum Power Consumption	146						
REG[403Ah], Index[0Ah] Packet Control	147	REG[403Ah], Index[0Bh] Reserved	148						
REG[403Ah], Index[0Ch] FIFO Control	148	REG[4040h] USBFC Input Control Register	148						
REG[4042h] Reserved	149	REG[4044h] Pin Input Status / Pin Output Data Register	149						
REG[4046h] Interrupt Control Enable Register 0	149	REG[4048h] Interrupt Control Enable Register 1	150						
REG[404Ah] Interrupt Control Status/Clear Register 0	150	REG[404Ch] Interrupt Control Status/Clear Register 1	151						
REG[404Eh] Interrupt Control Masked Status Register 0	152	REG[4050h] Interrupt Control Masked Status Register 1	152						
REG[4052h] USB Software Reset Register	152	REG[4054h] USB Wait State Register	152						
2D Acceleration (BitBLT) Regis	ter Descriptions (Offset = 8000h)							
REG[8000h] BitBLT Control Register	153	REG[8004h] BitBLT Status Register	154						
REG[8008h] BitBLT Command Register	155	REG[800Ch] BitBLT Source Start Address Register	157						
REG[8010h] BitBLT Destination Start Address Register	157	REG[8014h] BitBLT Memory Address Offset Register	158						
REG[8018h] BitBLT Width Register	158	REG[801Ch] BitBLT Height Register	158						
REG[8020h] BitBLT Background Color Register	159	REG[8024h] BitBLT Foreground Color Register	159						
2D Acceleration (BitBLT) Da	ata Reg	ister Descriptions (Offset = 10000h)							
AB16-AB0 = 10000h-1FFFEh, 2D Accelerator (BitBLT) Data M	emory N	lapped Region Register	160						

Table 8-2: S1D13A05 Register Set

8.3 LCD Register Descriptions (Offset = 0h)

Unless specified otherwise, all register bits are set to 0 during power-on.

8.3.1 Read-Only Configuration Registers

Product Information REG[00h] De	Register efault = 2Dxx402Dh									Read	Only
Product Cod	Revision Code bits 1-0 n/a			CNF[6:0] Status							
31 30 29	28 27 26	25	24	23	22	21	20	19	18	17	16
Disp	lay Buffer Size bits 7-0				•	Product Co	ode bits 5-0	0	•	Revisio bits	
15 14 13	12 11 10	9	8	7	6	5	4	3	2	1	0
bits 31-26	bits 31-26 Product Code These read-only bits indicate the product code. The product code is 001011 (0Bh).										
bits 25-24	Revision Code These are read-on	ly bits th	nat indi	icates th	ne revi	sion cod	le. The	revisio	n code	is 01.	
bits 22-16	bits 22-16 CNF[6:0] Status These read-only status bits return the status of the configuration pins CNF[6:0]. CNF[6:0] are latched at the rising edge of RESET#.							F[6:0]			
	Note For a functional "Summary of Co	-			•		t (CNF	[6:0]),	see Sec	tion 4.3	,
bits 15-8	bits 15-8 Display Buffer Size Bits [7:0] This is a read-only register that indicates the size of the SRAM display buffer measured in 4K byte increments. The S1D13A05 display buffer is 256K bytes and therefore this regis- ter returns a value of 64 (40h).										
	Value of this register = display buffer size ÷ 4K bytes = 256K bytes ÷ 4K bytes = 64 (40h)										
bits 7-2	Product Code These read-only b	its indica	ate the	produc	t code	. The pr	oduct c	ode is ()01011	(0Bh).	
bits 1-0	-0 Revision Code These are read-only bits that indicates the revision code. The revision code is 01.										

8.3.2 Clock Configuration Registers

Memo REG[(ory Cloo 04h]	ck Con	-		gister 00000ł	า								Read/	Write
	n/a														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a									-	Divide bits 1-0		n/a		BCLK Source Select	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 5-4

MCLK Divide Select Bits [1:0]

These bits determine the divide used to generate the Memory Clock (MCLK) from the Bus Clock (BCLK).

MCLK Divide Select Bits	BCLK to MCLK Frequency Ratio
00	1:1
01	2:1
10	3:1
11	4:1

Table 8-3: MCLK Divide Selection

bit 0 BCLK Source Select

When this bit = 0, the source of the Bus Clock (BCLK) is input pin CLKI or a divided down version of CLKI. CLKI may be divided down using the CLKI to BCLK divide select configuration pin CNF6.

When this bit = 1, the source of the Bus Clock (BCLK) is input pin CLKI2.

Note

Changing this bit allows the BCLK source to be switched in a glitch-free manner.

	Pixel Clock Configuration Register REG[08h] Default = 0000000h Read/Write																				
	n/a																				
31		30		29		28		27		26		25	24	23	22	21	20	19	18	17	16
	n/a						PCLK Divide Select bits 2-0 n/a					PCLK Source Select bits 1-0									
15		14		13		12		11		10		9	8	7	6	5	4	3	2	1	0

bits 6-4

PCLK Divide Select Bits [1:0]

These bits determine the divide used to generate the Pixel Clock (PCLK) from the Pixel Clock Source.

PCLK Divide Select Bits	PCLK Source to PCLK Frequency Ratio
000	1:1
001	2:1
010	3:1
011	4:1
1XX	8:1

Table 8-4: PCLK Divide Selection

bits 1-0 PCLK Source Select Bits [1:0]

These bits determine the source of the Pixel Clock (PCLK).

Τ	able	8-5:	PCLK	Source	Selection

PCLK Source Select Bits	PCLK Source
00	MCLK
01	BCLK
10	CLKI
11	CLKI2

8.3.3 Panel Configuration Registers

Panel Type & MOD I											
REG[0Ch]	Default = 00000000	h	1			i				Read/	Write
	n/a		FPSHIFT Invert	n	/a			MOD Rat	e bits 5-0		
31 30 29	28 27 26	25	24	23 Panel	22 Color/	21	20	19	18	17	16
	n/a					Panel Data Width Reserv n/a			n/a	Panel Type bits 1-0	
15 14 13	12 11 10	9	8	7	6	5	4	3	2	1	0
bit 24	FPSHIFT Invert This bit inverts the no effect. When this bit is 0, When this bit is 1,	FPSH	IFT is u	nchang	ed.	tive par	nels. Fo	r passiv	ve pane.	ls, this	bit has
bits 21-16	MOD Rate Bits [5:0] These bits are for passive LCD panels only. When these bits are all 0, the MOD output signal (DRDY) toggles every FPFRAME. For a non-zero value <i>n</i> , the MOD output signal (DRDY) toggles every n FPLINE.										
bit 8	HR-TFT PS Mode This bit is for HR This bit selects the PS3) result in addi When this bit = 0, When this bit = 1,	R-TFT j e timing itional j the PS	g used fo power s signal u	or the F avings uses PS	on the l 1 timin	HR-TF g.			nings (J	PS1, PS	52,
bit 7	 When this bit = 1, the PS signal uses PS2 timing. Panel Data Format Select When this bit = 0, 8-bit single color passive LCD panel data format 1 is selected. For AC timing see Section 6.5.5, "Single Color 8-Bit Panel Timing (Format 1)" on page 60. When this bit = 1, 8-bit single color passive LCD panel data format 2 is selected. For AC timing see Section 6.5.6, "Single Color 8-Bit Panel Timing (Format 2)" on page 62. 									or AC	
bit 6	When this bit $= 0$,	Color/Mono Panel Select When this bit = 0, a monochrome LCD panel is selected. When this bit = 1, a color LCD panel is selected.									
bits 5-4	Panel Data Width These bits select th	-	-	ize of t	he LCI) panel					

Table 8-6: Panel Data Wie	dth Selection
---------------------------	---------------

Panel Data Width Bits [1:0]	Passive Panel Data Width Size	Active Panel Data Width Size
00	4-bit	9-bit
01	8-bit	12-bit
10	16-bit	18-bit
11	Reserved	Reserved

bit 3 Reserved. This bit must be set to 0.

bits 1-0 Panel Type Bits[1:0] These bits select the panel type.

Panel Type Bits [1:0]	Panel Type
00	STN
01	TFT
10	Reserved
11	HR-TFT

Displa REG[1	y Setti 0h1	ngs Re	-	t = 000	00000	h							F	Read/W	/rite		
n/a					Pixel Doubling Vertical	Pixel Doubling Horiz.	Display Blank	Dithering Disable	Display Blank Polarity	SW Video Invert	PIP ⁺ Window Enable	n/a	SwivelV	iew Mode elect			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
n/a											(4		per-pixel S e: 1, 2, 4,	Select 8 or 16 bpp)			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	panel (i.e. 160 pixel high data doubled to 320 pixel high panel). When this bit = 1, pixel doubling in the vertical dimension (height) is enabled. When this bit = 0, there is no hardware effect.																
			Note Pi	-	ubling	is not su	pported	in Swi	velView	/ 90° or	Swive	lView 2	270° m	odes.			
bit 24			This pane Whe	s bit con el (i.e. en this	ntrols the formula of the formula o	el wide	doublin data dou oubling	g featu ubled to in the h	re for th 5 320 piz torizonta ffect.	kel wid	e panel)			the		

Note

Pixel Doubling is not supported in SwivelView 90° or SwivelView 270° modes.

bit 23

Display Blank

When this bit = 0, the LCD display pipeline is enabled. When this bit = 1, all applicable LCD data outputs (see Table 4-9: "LCD Interface Pin Mapping," on page 27) are forced to zero or one. The following table summarizes the changes to the signals on FPDAT[17:0] for each combination of bits.

Display Blank Polarity (REG[10h] bit 21)	Software Video Invert (REG[10h] bit 20)	Output Data Lines (FPDAT[17:0])
Y	0	Normal
~	1	Inverted
0	0	All 0
U	1	All 1
1	0	All 1
	1	All 0
		(REG[10h] bit 21) (REG[10h] bit 20) X 0 0 1 0 1 0 1

Table 8-8: Display Control Summary

bit 22 Dithering Disable

When this bit = 0, dithering on the passive LCD panel is enabled, allowing a maximum of 64K colors (2^{18}) or 64 gray shades in 1/2/4/8 bpp mode. In 16bpp mode, only 64K colors (2^{16}) can also be achieved.

When this bit = 1, dithering on the passive LCD panel is disabled, allowing a maximum of 4096 colors (2^{12}) or 16 gray shades.

The dithering algorithm provides more shades of each primary color.

Note

For a summary of the results of dithering for each color depth, see Table 8-10: "LCD Bit-per-pixel Selection," on page 99.

bit 21	Display Blank Polarity
	When this bit $= 0$, the display blank function operates normally.
	When this bit = 1, the display blank function switches polarity.
	This bit works in conjunction with bit 23 and bit 20. Table 8-8: "Display Control Summary" summarizes the changes to the signals on FPDAT[17:0] for each combination of bits.
bit 20	Software Video Invert
	When this bit $= 0$, video data is normal.
	When this bit = 1, video data is inverted.
	This bit works in conjunction with bit 23 and bit 21. Table 8-8: "Display Control Summary" summarizes the changes to the signals on FPDAT[17:0] for each combination of bits.
	Note
	Video data is inverted after the Look-Up Table

bits 4-0

bit 19	PIP+ Window Enable This bit enables a PIP+ window within the main window. The location of the PIP+ win- dow within the landscape window is determined by the PIP+ X Position register (REG[58h]) and PIP+ Y Position register (REG[5Ch]). The PIP+ window has its own Dis- play Start Address register (REG[50h]) and Memory Address Offset register (REG[54h]). The PIP+ window shares the same color depth and SwivelView [™] orientation as the main window.
bit 17-16	SwivelView Mode Select Bits [1:0]

These bits select different SwivelView[™] orientations:

Table 8-9: SwivelView[™] Mode Select Options

SwivelView Mode Select Bits	SwivelView Orientation
00	0° (Normal)
01	90°
10	180°
11	270°

Bit-per-pixel Select bits [4:0]

These bits select the color depth (bit-per-pixel) for the displayed data for both the main window and the PIP⁺ window (if active).

1, 2, 4 and 8 bpp modes use the 18-bit LUT. 16 bpp mode bypasses the LUT. For further details on the LUT, refer to Section 12, "Look-Up Table Architecture" on page 164.

Bit-per-pixel Select Bits [4:0]	Color Depth (bpp)	Max. No. Of Simultaneously Displayed Colors/Shades
00000		Reserved
00001	1 bpp	2/2
00010	2 bpp	4/4
00011		Reserved
00100	4 bpp	16/16
00101 - 00111		Reserved
01000	8 bpp	256/64
10000	16 bpp	64K/64
10001 - 11111		Reserved

Table 8-10: LCD Bit-per-pixel Selection

Powe REG			C	onfig		r atio r Defau)10	า										Read	/Write
														n/	/a							
31		30		29		28	:	27	2	6	25	5	24	Ļ	23	22	21	20	19	18	17	16
	n/a												VNDP Status (RO)	Memory Power Save Status (RO)	n/a	Power Save Enable		n/a		Reserv ed		
15		14 13 12 11 10 9 8 7 6 5 4 3 2										1	0									
bit 7 bit 6						Thi Wh Wh	s is en t en t	a re his his	ead-o bit = bit =	only = 0, = 1,	the the	LC LC	bit. D pa D pa	nne] nne]	l outpu l outpu	ad-only t is in a t is in a (Read-c	Vertica Vertica	-	•		1.	
		Memory Controller Power Save Status (Read-only) This read-only status bit indicates the power save state of the memory controller. When this bit = 0, the memory controller is powered up. When this bit = 1, the memory controller is powered down and the MCLK source can be turned off.																				
							lem	•					-			ing pov ller for					1D13A	.05 dy-
bit 4		namically enables the memory controller for display buffer accesses. Power Save Mode Enable When this bit = 1, the software initiated power save mode is enabled. When this bit = 0, the software initiated power save mode is disabled. At reset, this bit is set to 1. For a summary of Power Save Mode, see Section 15, "Power Save Mode" on page 178.																				
							lem	•					-			ing pov ller for					1D13A	.05 dy-
bit 0						Res Thi			ust b	e se	et to	0.										

8.3.4 Look-Up Table Registers

Look-Up Table Wi	ite Register										
REG[18h]	Default = 000	100000	า							Write C	Dnly
	LUT Write Address					LUT Red W	rite Data			n/a	
31 30 29	28 27	26	25 24	23	22	21	20	19	18	17	16
	en Write Data		n/a	_		LUT Blue W				n/a	
15 14 13 bits 31-24	blue (see Note This is a LUT Write These bits Red, Green tle endian write to th Note When a w	Section write-o Addres form a j and B (CNF4 ese bits value is	9 8 has three 256 has three 256 has three 256 has bits (7:0) pointer into the lue data. Who = 0), the RG s. written to the IT Read Addr	p Table nd return he Look- en the S B data	Archi ns 00h Up Tal 1D13 A is upda	tecture" of if read. ble (LUT A05 is set ated to th ddress Bit) whic to a here LU'	e 164). h is use tost bu T with same v	ed to w is inter the co	rite the L face usin mpletion	UT ng lit- n of a
bits 23-18	These bits	contains	ata Bits [5:0] s the data to b ontrolled by th				-			Up Table	. The
bits 15-10	These bits	contain	Data Bits [5:0 s the data to b is controlled	e writte		•	-			-	ble.
bits 7-2	These bits The LUT I S1D13A05	contain osition 5 is set t	Data Bits [5:0] s the data to b is controlled o a host bus UT with the o	e writte by the L nterfac	UT Wi e using	rite Addr g big end	ess bit ian (C	s (bits 2 NF4 =	31-24).	When t	he

Look- REG[able R	ead Reg Defau	i ster ult = 000	00000	h					Write C	Only (bi	ts 31-24)/Read	l Only
		L	JT Read Add	dress (write	only)					LUT Red	Read Data	a		I	n/a
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		LUT Gr	een Read Da	ita		n	/a			LUT Blue	Read Data	a			n/a
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
bits 31	Note The S1D13A05 has three 256-position, 6-bit wide LUTs, one for each of red, green, and blue (see Section 12, "Look-Up Table Architecture" on page 164).bits 31-24LUT Read Address Bits [7:0] (Write Only) This register forms a pointer into the Look-Up Table (LUT) which is used to read LUT data. Red data is read from bits 23-18, green data from bits 15-10, and blue data from bits 7-2														LUT
			7-2 Not It	e f a write	to the	LUT W	rite Ad	dress B	its (RE		bits 31	-24) is	nd blue made, t		
bits 23	8-18		LU The	T Red F ese bits j	Read Da	ata Bits the dat	[5:0] (1 ta from	Read O the red	nly) compo	onent of	the Lo	ook-Up	Table. 7 s a read-		-
bits 15	5-10		The		point to	the dat	ta from	the gre	en con	nponent			Up Table is is a re		
bits 7-2	2		The		point to	the dat	ta from	the blu	e comp				p Table. is is a re		UT y regis-

8.3.5 Display Mode Registers

Horizontal Total Re REG[20h]	e gister Default = 000	00000h								Read	d/Write	
				n/a								
31 30 29	28 27	26 25	24	23	22	21	20	19	18	17	16	
	n/a			•			Horizo	ntal Total	bits 6-0	•		
15 14 13	12 11	10 9	8	7	6	5	4	3	2	1	0	
bits 6-0	Horizontal These bits s zontal Total period. Sinc tion support	specify the is the sum the maxi	LCD pane of the Ho mum Hor	orizonta	Displa	ay perio	d and t	he Hori	izontal	Non-I	Display	
REG[20h] bits 6:0 = (Horizontal Total in number of pixels \div 8) - 1 Note ¹ For all panels this register must be programmed such that: HDPS + HDP < HT HT - HDP \ge 8MCLK ² For passive panels, this register must be programmed such that: HPS + HPW < HT ³ See Section 6.5, "Display Interface" on page 52.												
Horizontal Display												
REG[24h]	Default = 000	00000h								Read	d/Write	
				n/a								
31 30 29	28 27	26 25	24	23	22	21	20	19	18	17	16	
	n/a							Display Pe		6-0		
15 14 13	12 11	10 9	8	7	6	5	4	3	2	1	0	

bits 6-0

Horizontal Display Period Bits [6:0]

These bits specify the LCD panel Horizontal Display period, in 8 pixel resolution. The Horizontal Display period should be less than the Horizontal Total to allow for a sufficient Horizontal Non-Display period.

REG[24h] bits 6:0 = (Horizontal Display Period in number of pixels $\div 8$) - 1

Note

For passive panels, HDP must be a minimum of 32 pixels and must be increased by multiples of 16.

For TFT panels, HDP must be a minimum of 8 pixels and must be increased by multiples of 8.

Note

See Section 6.5, "Display Interface" on page 52.

	eriod Start Position Regis Default = 00000000h	ter					Read/	Write				
		n/a										
31 30 29	28 27 26 25	24 23	22	21 20	19	18	17	16				
n/a		Hor	rizontal Disp	play Period Start	Position bits	s 9-0						
15 14 13	<mark>12 11 10</mark> 9	8 7	6	5 4	3	2	1	0				
bits 9-0	Horizontal Display Period These bits specify a value Position (in 1 pixel resolu For passive LCD panels th HDPS = (REG[28h] For TFT panels, HDPS is HDPS = (REG[28h]	used in the ca tion) for TFT a hese bits must] bits 9-0) + 22 calculated usin	lculation and HR- be set to 2	n of the Hori TFT panels.	will rest							
Note This register must be programmed such that the following formula is valid. HDPS + HDP < HT FPLINE Register												

REG[2Ch]	Default = 00000000h							Read/	Write
	n/a		FPLINE Polarity		FPLINE	Pulse Widt	th bits 6-0		
31 30 29	28 27 26	25 24	23	22 2	21 20	19	18	17	16
n/	/a			FPLINE Puls	e Start Position	i bits 9-0			
15 14 13	12 11 10	9 8	7	6	5 4	3	2	1	0
bit 23 bits 22-16	 FPLINE Pulse Polari This bit selects the pole be set to 1. For active panel (typically FPLI panels. When this bit = 0, the When this bit = 1, the FPLINE Pulse Width These bits specify the horizontal sync signal 	olarity of the e panels, this INE or LP). e horizontal e horizontal n Bits [6:0] e width of th	s bit is s This bit sync sig sync sig ne panel	set accordi t has no ef gnal is acti gnal is acti horizonta	ng to the he fect for TF ive low. ive high. l sync sign	orizonta T Type al, in 1	al sync : 2 and T pixel re	signal o FFT Tyj esolutio	of the pe 3
	REG[2Ch] bits 22:16	6 = FPLINE	Pulse V	Vidth in nu	umber of pi	xels - 1			
	Note For passive panels, valid. HPW + HPS < H		nust be	programm	ed such that	at the fo	ollowing	g formu	la is
	Note See Section 6.5, "D	Display Inter	face" o	n page 52.					

bits 9-0FPLINE Pulse Start Position Bits [9:0]These bits specify the start position of the horizontal sync signal, in 1 pixel resolution.

FPLINE Pulse Start Position in pixels = (REG[2Ch] bits 9-0) + 1

Note

For passive panels, these bits must be programmed such that the following formula is valid.

HPW + HPS < HT

Note

See Section 6.5, "Display Interface" on page 52.

V	Vertical Total Register																
R	EG[3	30h]			Defau	It = 000	100000	ו								Read/	Write
	n/a																
	31	30		29	28	27	26	25	24	23	22	21	20	19	18	17	16
	n/a											Vertical To	otal bits 9-0)			
	15	14		13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 9-0

Vertical Total Bits [9:0]

These bits specify the LCD panel Vertical Total period, in 1 line resolution. The Vertical Total is the sum of the Vertical Display Period and the Vertical Non-Display Period. The maximum Vertical Total is 1024 lines.

REG[30h] bits 9:0 = Vertical Total in number of lines - 1

Note

- ¹ This register must be programmed such that the following formula is valid. VT > VDPS + VDP
- ² If an HR-TFT panel is selected, the following formula must also apply. VT > (REG[B8h] bits 2-0) + VDP + VPS + 1
- ³ See Section 6.5, "Display Interface" on page 52.

	Vertical Display Period RegisterREG[34h]Default = 0000000hRead/Write														
	n/a														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	n/a								Verti	cal Display	/ Period bi	ts 9-0			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 9-0

Vertical Display Period Bits [9:0]

These bits specify the LCD panel Vertical Display period, in 1 line resolution. The Vertical Display period should be less than the Vertical Total to allow for a sufficient Vertical Non-Display period.

REG[34h] bits 9:0 = Vertical Display Period in number of lines - 1

Note

¹ This register must be programmed such that the following formula is valid. VT > VDPS + VDP

 2 If an HR-TFT panel is selected, the following formula must also apply.

VT > (REG[B8h] bits 2-0) + VDP + VPS + 1

³ See Section 6.5, "Display Interface" on page 52.

	Vertical Display Period Start Position RegisterREG[38h]Default = 0000000hRead/Write														
	n/a														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	n/a							V	ertical Disp	olay Period	d Start Pos	ition bits 9	-0		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 9-0

Vertical Display Period Start Position Bits [9:0]

These bits specify the Vertical Display Period Start Position for TFT and HR-TFT panels in 1 line resolution. For passive LCD panels these bits must be set to 00h.

For passive LCD panels these bits must be set to 00h.

For TFT panels, VDPS is calculated using the following formula. VDPS = REG[38h] bits 9-0

Note

- ¹ This register must be programmed such that the following formula is valid. VT > VDPS + VDP
- 2 If an HR-TFT panel is selected, the following formula must also apply.
 - VT > (REG[B8h] bits 2-0) + VDP + VPS + 1
- ³ See Section 6.5, "Display Interface" on page 52.

FPFRAME Register REG[3Ch]	Default = 00000000h					F	lead/W	rite					
	n/a	FPFRAME Polarity	n,	′a	FPFRAME Pulse Width bits 2-0								
31 30 29	28 27 26 25 24	23	22 21	20	19	18	17	16					
n	/a	FPFRAME Pulse Start Position bits 9-0											
15 14 13	<u>12</u> 11 10 9 8	7	6 5	4	3	2	1	0					
bit 23	FPFRAME Pulse Polarity This bit selects the polarity of the set to 1. For TFT panels, this bit (typically FPFRAME, SPS). The When this bit = 0, the vertical sy When this bit = 1, the vertical sy	is set accord is bit has no onc signal is	rding to the h effect for TI active low.	orizonta	l sync	signal							
bits 18-16	FPFRAME Pulse Width Bits [2:0] These bits specify the width of the panel vertical sync signal, in 1 line resolution. The ver- tical sync signal is typically FPFRAME, or SPS, depending on the panel type.												
	REG[3Ch] bits 2:0 = FPFRAME Pulse Width in number of lines - 1 Note												
	See Section 6.5, "Display Inte		age 52.										
bits 9-0	FPFRAME Pulse Start Position Bits [9:0] These bits specify the start position of the vertical sync signal, in 1 line resolution.												
	For passive panels, these bits must be set to 00h.												
	For TFT panels, VDPS is calcul VPS = REG[3Ch] bits 9-0	U	he following	formula	ι.								
	Note See Section 6.5, "Display Inte	rface" on pa	age 52.										

Main Window Display Start Address RegisterREG[40h]Default = 0000000hRead/Write															Write
							n/a								bit 16
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Main Window Display Start Address bits 15-0														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 16-0

Main Window Display Start Address Bits [16:0]

This register specifies the starting address, in DWORDS, for the LCD image in the display buffer for the main window.

Note that this is a double-word (32-bit) address. An entry of 00000h into these registers represents the first double-word of display memory, an entry of 00001h represents the second double-word of the display memory, and so on. Calculate the Display Start Address as follows:

REG[40h] bits $16:0 = \text{image address} \div 4$ (valid only for SwivelView 0°)

Note

For information on setting this register for other SwivelView orientations, see Section 13, "SwivelViewTM" on page 170.

	Main Window Line Address Offset RegisterREG[44h]Default = 0000000hRead/Write														
	n/a														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a									Main Wind	low Line A	ddress Off	set bits 9-0)		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 9-0

Main Window Line Address Offset Bits [9:0]

This register specifies the offset, in DWORDS, from the beginning of one display line to the beginning of the next display line in the main window. **Note that this is a 32-bit address increment.** Calculate the Line Address Offset as follows:

REG[44h] bits 9:0 = display width in pixels \div (32 \div bpp)

Note

A virtual display can be created by programming this register with a value greater than the formula requires. When a virtual display is created the image width is larger than the display width and the displayed image becomes a window into the larger virtual image.
		anel Ty	/pe Reg													
REG[4	l8h]		Defau	It = 000	000000	h								Read/	Write	
	1		1					/a								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			n/a				Data Compare Invert Enable	n/a					Extended Panel Type bits 3-0			
15	14	13 12 11 10 9 8 7 6 5 4 3 2												1	0	
			face cour data bits Whe Whe	es. The final the second secon	Data C te num re than gled. F bit = 0, bit = 1,		and In its that the bits ther par ta Com ta Com	vert fun are cha are cha nel inten pare an	nged (1 nged (1 nged tl faces i d Inver	educes to 0 on he data t has no t functi	the amore r 0 to 1) is inver o effect. ons are	ount of) from t ted and disable	data tog he prev the les	ggled by	y xel	
When this bit = 1, the Data Compare and Invert functions are enabled. bits 3-0 Extended Panel Type Bits [3:0] These bits override the setting in REG[0Ch] bits 1-0 and allow selection of the alter TFT panel types. Table 8-11: Extended Panel Type Selection														the alte	rnate	
			REG	G[48h] E	Bits [3:	0]				Pan	el Type					

REG[48h] Bits [3:0]	Panel Type
0000	no effect from REG[0Ch] bits 1-0
0001	TFT Type 2
0010	TFT Type 3
0011	TFT Type 4
0100	Casio TFT
0101 - 1111	Reserved

8.3.6 Picture-in-Picture Plus (PIP⁺) Registers

	PIP* Display Start Address RegisterREG[50h]Default = 0000000hRead/Write														
	n/a b														bit 16
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						PIP ⁺ D	isplay Star	t Address I	oits 15-0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 16-0

PIP⁺ Display Start Address Bits [16:0]

These bits form the 17-bit address for the starting double-word of the PIP+ window.

Note that this is a double-word (32-bit) address. An entry of 00000h into these registers represents the first double-word of display memory, an entry of 00001h represents the second double-word of the display memory, and so on.

Note

These bits have no effect unless the PIP+ Window Enable bit is set to 1 (REG[10h] bit 19).

	PIP+ Line Address Offset RegisterREG[54h]Default = 0000000hRead/Write														
	n/a														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	n/a PIP ⁺ Line Address Offset bits 9-0														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 9-0

PIP⁺ Window Line Address Offset Bits [9:0]

These bits are the LCD display's 10-bit address offset from the starting double-word of line "n" to the starting double-word of line "n + 1" for the PIP⁺window. Note that this is a **32-bit address increment.**

Note

PIP ⁺ X	PIP ⁺ X Positions Register														
REG[5	REG[58h]Default = 0000000hRead/Write														
		n	/a						PIP	+ X End P	osition bits	9-0			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		n	/a						PIP	⁺ X Start P	osition bits	s 9-0			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note

The effect of REG[58h] through REG[5Ch] takes place only after REG[5Ch] is written and at the next vertical non-display period.

bits 25-16 PIP⁺ Window X End Position Bits [9:0] These bits determine the X end position of the PIP⁺ window

These bits determine the X end position of the PIP⁺ window in relation to the origin of the panel. Due to the S1D13A05 SwivelView feature, the X end position may not be a horizontal position value (only true in 0° and 180° SwivelView). For further information on defining the value of the X End Position register, see Section 14, "Picture-in-Picture Plus (PIP+)" on page 175.

The register is also incremented differently based on the SwivelView orientation. For 0° and 180° SwivelView the X end position is incremented by *x* pixels where *x* is relative to the current color depth.

Color Depth	Pixel Increment (x)
1 bpp	32
2 bpp	16
4 bpp	8
8 bpp	4
16 bpp	2

Table 8-12: 32-bit Address Increments for Color Depth

For 90° and 270° SwivelView the X end position is incremented in 1 line increments.

Depending on the color depth, some of the higher bits in this register are unused because the maximum horizontal display width is 1024 pixels.

Note

bits 9-0PIP+ Window X Start Position Bits [9:0]
These bits determine the X start position of the PIP+ window in relation to the origin of the
panel. Due to the S1D13A05 SwivelView feature, the X start position may not be a
horizontal position value (only true in 0° and 180° SwivelView). For further information
on defining the value of the X Start Position register, see
Section 14, "Picture-in-Picture Plus (PIP+)" on page 175.

The register is also incremented differently based on the SwivelView orientation. For 0° and 180° SwivelView the X start position is incremented by *x* pixels where *x* is relative to the current color depth.

Color Depth	Pixel Increment (x)
1 bpp	32
2 bpp	16
4 bpp	8
8 bpp	4
16 bpp	2

For 90° and 270° SwivelView the X start position is incremented in 1 line increments.

Depending on the color depth, some of the higher bits in this register are unused because the maximum horizontal display width is 1024 pixels.

Note

PIP ⁺ Y	PIP ⁺ Y Positions Register															
REG[5	REG[5Ch]Default = 0000000hRead/Write															
n/a							PIP ⁺ Y End Position bits 9-0									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	n/a								PIP	Y Start P	osition bits	s 9-0				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

Note

¹ The effect of REG[58h] through REG[5Ch] takes place only after REG[5Ch] is written and at the next vertical non-display period.

² For host bus interfaces using little endian (CNF4 = 0), a write to bits 31-24 causes the PIP⁺ Window Y End Position to take effect.

For host bus interfaces using big endian (CNF4 = 1), a write to bits 7-0 causes the PIP⁺ Window Y End Position to take effect.

bits 25-16 PIP⁺ Window Y End Position Bits [9:0]

These bits determine the Y end position of the PIP⁺ window in relation to the origin of the panel. Due to the S1D13A05 SwivelView feature, the Y end position may not be a vertical position value (only true in 0° and 180° SwivelView). For further information on defining the value of the Y End Position register, see Section 14, "Picture-in-Picture Plus (PIP+)" on page 175.

The register is also incremented differently based on the SwivelView orientation. For 0° and 180° SwivelView the Y end position is incremented in 1 line increments. For 90° and 270° SwivelView the Y end position is incremented by *y* pixels where *y* is relative to the current color depth.

Color Depth	Pixel Increment (y)
1 bpp	32
2 bpp	16
4 bpp	8
8 bpp	4
16 bpp	2

Table 8-14: 32-bit Address Increments for Color Depth

Depending on the color depth, some of the higher bits in this register are unused because the maximum vertical display height is 1024 pixels.

Note

bits 9-0PIP+ Window Y Start Position Bits [9:0]
These bits determine the Y start position of the PIP+ window in relation to the origin of the
panel. Due to the S1D13A05 SwivelView feature, the Y start position may not be a
vertical position value (only true in 0° and 180° SwivelView). For further information
on defining the value of the Y Start Position register, see
Section 14, "Picture-in-Picture Plus (PIP+)" on page 175.

The register is also incremented differently based on the SwivelView orientation. For 0° and 180° SwivelView the Y start position is incremented in 1 line increments. For 90° and 270° SwivelView the Y start position is incremented by *y* pixels where *y* is relative to the current color depth.

Color Depth	Pixel Increment (y)
1 bpp	32
2 bpp	16
4 bpp	8
8 bpp	4
16 bpp	2

Table 8-15: 32-bit Address Increments for Color Depth

Depending on the color depth, some of the higher bits in this register are unused because the maximum vertical display height is 1024 pixels.

Note

8.3.7 Miscellaneous Registers

	ReservedREG[60h]Default = 0000000hRead/Write														
		Reserved													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a								Reserved			n	/a	Reserved	n,	/a
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO REG[6	Status 64h]	and Co		Registe lt = 200		า								Read/	Write
GPIO7 Input Enable	GPIO6 Input Enable	GPIO5 Input Enable	GPIO4 Input Enable	GPIO3 Input Enable	GPIO2 Input Enable	GPIO1 Input Enable	GPIO0 Input Enable	GPIO7 Config	GPIO6 Config	GPIO5 Config	GPIO4 Config	GPIO3 Config	GPIO2 Config	GPIO1 Config	GPIO0 Config
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	n/a					GPIO7 Control/ Status	GPIO6 Control/ Status	GPIO5 Control/ Status	GPIO4 Control/ Status	GPIO3 Control/ Status	GPIO2 Control/ Status	GPIO1 Control/ Status	GPIO0 Control/ Status		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

The S1D13A05 GPIO pins default to inputs, however they can be individually configured to outputs or inputs using the GPIO[7:0] Config bits (bits 23-16). If a GPIO pin is configured as an input, the input functionality must be enabled using the corresponding GPIO[7:0] Input Enable pin (see bits 31-24). Once the GPIO pin has been configured, it can be controlled/read using the GPIO[7:0] Control/Status bits (bits 7-0). See the individual bit descriptions for further details.

Some GPIOs must be configured as outputs after every RESET for use with some extended panel types (i.e. Sharp HR-TFT, Casio TFT, etc.). See Table 4-9: "LCD Interface Pin Mapping," on page 27 and the individual bit descriptions for bits 7-0 for specific information on each GPIO pin.

bits 31-24 GPIO[7:0] Input Enable bits These bits individually enable the input function for each GPIO pin (GPIO[7:0]). After power-on/reset, each bit must be set to a 1 to enable the input function of each GPIO pin (default is 0 except for GPIO5 which is 1). If the GPIO pin is configured as an output the GPIO[7:0] Input Enable bit has no effect.

Note

At power-on/reset, the GPIO5 Input Enable bit (bit 29) defaults to 1.

bits 23-16	 GPIO[7:0] IO Configuration At power-on/reset, the GPIO[7:0] pins default to inputs. These bits individually configure each GPIO pin as either an output or input. When these bits = 0, the associated GPIO pin is configured as an input. When these bits = 1, the associated GPIO pin is configured as an output. This may be required for some extended panel types (i.e. Sharp HR-TFT, Casio TFT, etc.) or USB. See Table 4-9: "LCD Interface Pin Mapping," on page 27 and the individual bit descriptions for bits 7-0 for specific information on each GPIO pin.
	Note

If a GPIO pin is configured as an input, the input function of the GPIO pin must be enabled using the corresponding GPIOx Input Enable bit (bits 31-24) before the input configuration takes effect.

bit 7 GPIO7 IO Control/Status The following table shows the multiple uses of GPIO7.

Table 8-16: GPIO7 Usage

		Function	
Pin Usage	Out	Input	
	Write 0	Write 1	Read
GPIO7	GPIO7 driven low	GPIO7 driven high	GPIO7 status returned
USB	not available (used by USBDP)	not available (used by USBDP)	not available (used by USBDP)

bit 6

GPIO6 IO Control/Status

The following table shows the multiple uses of GPIO6.

	Function				
Pin Usage	Out	Input			
	Write 0	Write 1	Read		
GPIO6	GPIO6 driven low	GPIO6 driven high	GPIO6 status returned		
USB	not available (used by USBDM)	not available (used by USBDM)	not available (used by USBDM)		

bit 5

GPIO5 IO Control/Status

The following table shows the multiple uses of GPIO5.

Table 8-18: GPIO5 Usage

	Function				
Pin Usage	Ou	Input			
	Write 0	Write 1	Read		
GPIO5	GPIO5 driven low	GPIO5 driven high	GPIO5 status returned		
USB	not available (used by USBDETECT)	not available (used by USBDETECT)	not available (used by USBDETECT)		

bit 4 GPIO4 IO Control/Status The following table shows the multiple uses of GPIO4.

Table 8-19: GPIO4 Usage

	Function				
Pin Usage	Out	Input			
	Write 0	Write 1	Read		
GPIO4	GPIO4 driven low	GPIO4 driven high	GPIO4 status returned		
USB	not available (used by USBPUP)	not available (used by USBPUP)	not available (used by USBPUP)		

bit 3

GPIO3 IO Control/Status

The following table shows the multiple uses of GPIO3.

Table 8-20: GPIO3 Usage

	Function					
Pin Usage	Out	Input				
	Write 0	Write 1	Read			
GPIO3	GPIO3 driven low	GPIO3 driven high	GPIO3 status returned			
Sharp HR-TFT	not available (used by SPL)	not available (used by SPL)	not available (used by SPL)			
Casio TFT	not available (used by STH)	not available (used by STH)	not available (used by STH)			
TFT Type 2	not available (used by STH)	not available (used by STH)	not available (used by STH)			
TFT Type 3	not available (used by EIO)	not available (used by EIO)	not available (used by EIO)			

bit 2 GPIO2 IO Control/Status The following table shows the multiple

The following table shows the multiple uses of GPIO2.

	Function					
Pin Usage	Out	Input				
	Write 0	Write 1	Read			
GPIO2	GPIO2 driven low	GPIO2 driven high	GPIO2 status returned			
Sharp HR-TFT	not available (used by REV)	not available (used by REV)	not available (used by REV)			
Casio TFT	not available (used by FRP)	not available (used by FRP)	not available (used by FRP)			
TFT Type 2	not available (used by POL)	not available (used by POL)	not available (used by POL)			
TFT Type 3	not available (used by POL)	not available (used by POL)	not available (used by POL)			

Table 8-21: GPIO2 Usage

bit 1

GPIO1 IO Control/Status

The following table shows the multiple uses of GPIO1.

Table 8-22: GPIO1	Usage
-------------------	-------

	Function					
Pin Usage	Out	Input				
	Write 0	Write 1	Read			
GPIO1	GPIO1 driven low	GPIO1 driven high	GPIO1 status returned			
Sharp HR-TFT	not available (used by CLS)	not available (used by CLS)	not available (used by CLS)			
Casio TFT	GRES forced low	GRES enabled	GRES status returned			
TFT Type 2	not available (used by AP)	not available (used by AP)	not available (used by AP)			
TFT Type 3	OE forced low	OE enabled	OE status returned			

bit 0

GPIO0 IO Control/Status

The following table shows the multiple uses of GPIO0.

Table 8-23: GPIO0 Usage

	Function					
Pin Usage	Out	Input				
	Write 0	Write 1	Read			
GPIO0	GPIO0 driven low	GPIO0 driven high	GPIO0 status returned			
Sharp HR-TFT	not available (used by PS)	not available (used by PS)	not available (used by PS)			
Casio TFT	not available (used by POL)	not available (used by POL)	not available (used by POL)			
TFT Type 2	not available (used by VCLK)	not available (used by VCLK)	not available (used by VCLK)			
TFT Type 3	not available (used by CPV)	not available (used by CPV)	not available (used by CPV)			

GPO Control RegisterREG[68h]Default = 0000000hRead/Write														Write
I			l			n,			1		1			1
31 30	29	28	27	26 GPO10	25 GPO9	24 GPO8	23 GPO7	22 GPO6	21 GPO5	20 GPO4	19 GPO3	18 GPO2	17 GPO1	16 GPO0
	n/a		I	Control	Control	Control	Control	Control	Control	Control	Control	Control	Control	Contro
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
bit 10		Whe this	bit driv	Type 3 T	010 hig	h and w			ected (F nis bit d				-	
	When the Type 3 TFT LCD interface is selected (REG[48h] bits $3:0 = 0010$), writing a 1 to this bit sets PDME = 1 and writing a 0 sets PDME = 0.													
bit 9														
				• I					d (REG XSTB		oits 3:0	= 0010), writir	ng a 1
bit 8		GPO8 Control When the Type 3 TFT LCD interface is not selected (REG[48h] bits 3:0), writing a 1 to this bit drives GPO8 high and writing a 0 to this bit drives GPO8 low. A read from this bit returns the status of GPO8.												
									d (REG KOHV		oits 3:0	= 0010)), writir	ng a 1
bit 7		Whe this	bit driv	Type 3 T	07 high	and wr			ected (F s bit dri				-	
				• •					d (REG XRESV		oits 3:0	= 0010)), writir	ng a 1
bit 6		Whe this	bit driv	Type 3])6 high	and wr			ected (F s bit dri				-	
									d (REG XRESI		oits 3:0	= 0010), writir	ng a 1

bit 5	GPO5 Control When the Type 3 TFT LCD interface is not selected (REG[48h] bits 3:0), writing a 1 to this bit drives GPO5 high and writing a 0 to this bit drives GPO5 low. A read from this bit returns the status of GPO5.
	When the Type 3 TFT LCD interface is selected (REG[48h] bits $3:0 = 0010$), writing a 1 to this bit enables PCLK2 and writing a 0 forces PCLK2 low.
bit 4	GPO4 Control When the Type 3 TFT LCD interface is not selected (REG[48h] bits 3:0), writing a 1 to this bit drives GPO4 high and writing a 0 to this bit drives GPO4 low. A read from this bit returns the status of GPO4.
	When the Type 3 TFT LCD interface is selected (REG[48h] bits $3:0 = 0010$), writing a 1 to this bit enables PCLK1 and writing a 0 forces PCLK1 low.
bit 3	GPO3 Control When the Type 3 TFT LCD interface is not selected (REG[48h] bits 3:0), writing a 1 to this bit drives GPO3 high and writing a 0 to this bit drives GPO3 low. A read from this bit returns the status of GPO3.
	When the Type 3 TFT LCD interface is selected (REG[48h] bits $3:0 = 0010$), GPO3 is not available.
bit 2	GPO2 Control When the Type 3 TFT LCD interface is not selected (REG[48h] bits 3:0), writing a 1 to this bit drives GPO2 low and writing a 0 to this bit drives GPO2 high. A read from this bit returns the status of GPO2.
	When the Type 3 TFT LCD interface is selected (REG[48h] bits $3:0 = 0010$), writing a 1 to this bit enables XOEV and writing a 0 sets XOEV = 0.
bit 1	GPO1 Control When the Type 3 TFT LCD interface is not selected (REG[48h] bits 3:0), writing a 1 to this bit drives GPO1 high and writing a 0 to this bit drives GPO1 low. A read from this bit returns the status of GPO1.
	When the Type 3 TFT LCD interface is selected (REG[48h] bits $3:0 = 0010$), writing a 1 to this bit enables VCOM and writing a 0 sets VCOM = 0.
bit 0	GPO0 Control Writing a 1 to this bit drives GPO0 high and writing a 0 to this bit drives GPO0 low. A read from this bit returns the status of GPO0.





Figure 8-1: PWM Clock Block Diagram

Note

For further information on PWMCLK, see Section 7.1.4, "PWMCLK" on page 87.

bits 7-4

PWM Clock Divide Select Bits [3:0]

The value of these bits represents the power of 2 by which the selected PWM clock source is divided.

Table 8-24: PWM Clock Divide Select Options

PWM Clock Divide Select Bits [3:0]	PWM Clock Divide Amount
Oh	1
1h	2
2h	4
3h	8
4h	16
5h	32
6h	64
7h	128
8h	256
9h	512
Ah	1024
Bh	2048
Ch	4096
Dh	8192
Eh	16384
Fh	32768

Note

This divided clock is further divided by 256 before it is output at PWMOUT.

bit 3	PWM Clock Force High
	When this bit = 0, the PWMOUT pin function is controlled by the PWM Clock enable bit.
	When this bit = 1, the PWMOUT pin is forced to high.
bits 2-1	PWMCLK Source Select Bits [1:0]
	These bits determine the source of PWMCLK.

Table 8-25: PWMCLK Source Selection

REG[70h] bits 2-1	PWMCLK Source
00	CLKI
01	CLKI2
10	BCLK
11	PCLK

Note

For further information on the PWMCLK source select, see Section 7.2, "Clock Selection" on page 88.

bit 0

PWM Clock Enable

When this bit = 0, PWMOUT output acts as a general purpose output pin controllable by bit 3 of REG[70h].

When this bit = 1, the PWM Clock circuitry is enabled.

Note

The PWM Clock circuitry is disabled when Power Save Mode is enabled.

	PWMOUT Duty Cycle RegisterREG[74h]Default = 0000000hRead/Write																
	n/a																
31		30	29		28	27	26	25	24	23	22	21	20	19	18	17	16
	n/a PWMOUT Duty Cycle bits 7-0																
15		14	13	;	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 7-0

PWMOUT Duty Cycle Bits [7:0]

This register determines the duty cycle of the PWMOUT output.

PWMOUT Duty Cycle [7:0]	PWMOUT Duty Cycle
00h	Always Low
01h	High for 1 out of 256 clock periods
02h	High for 2 out of 256 clock periods
FFh	High for 255 out of 256 clock periods

Scrate	Scratch Pad A Register															
REG[80h]Default = not applicable														Read/Write		
	Scratch Pad A bits 31-24															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	Scratch Pad A bits 15-0															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
bits 31	bits 31-0 Scratch Pad A Bits [31:0]															

Scratch Pad A Bits [31:0]

This register contains general purpose read/write bits. These bits have no effect on hardware.

Note

The contents of the Scratch Pad A register defaults to an un-defined state after initial power-up. Any data written to this register remains intact when the S1D13A05 is reset, as long as the chip is not powered off.

Scratch Pad B Register														
REG[84h]	REG[84h] Default = not applicable													
Scratch Pad B bits 31-24														
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					S	cratch Pac	B bits 15	-0						
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a	. 1 . D		521.01									

bits 31-0

Scratch Pad B Bits [31:0]

This register contains general purpose read/write bits. These bits have no effect on hardware.

Note

The contents of the Scratch Pad B register defaults to an un-defined state after initial power-up. Any data written to this register remains intact when the S1D13A05 is reset, as long as the chip is not powered off.

	Scratch Pad C Register REG[88h] Default = not applicable Read/Write														
REG[88h]Default = not applicableRead/Write															
Scratch Pad C bits 31-24															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Scratch Pad C bits 15-0															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 31-0

Scratch Pad C Bits [31:0]

This register contains general purpose read/write bits. These bits have no effect on hardware.

Note

The contents of the Scratch Pad C register defaults to an un-defined state after initial power-up. Any data written to this register remains intact when the S1D13A04 is reset, as long as the chip is not powered off.

Page 123

8.3.8 Extended Panel Registers

	HR-TFT CLS Width RegisterREG[A0h]Default = 0000012ChRead/Write														
	n/a														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			n/a							CLS Pu	ulse Width	bits 8-0			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 8-0

CLS Pulse Width Bits [8:0]

This register determines the width of the CLS signal in PCLKs.

Note

This register must be programmed such that the following formula is valid. (REG[A0h] bits 8-0) > 0

n/a									
n/a									
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	16								
n/a PS1 Rising Edge bits 5-0									
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0								

bits 5-0

PS1 Rising Edge Bits [5:0]

This register determines the number of PCLKs between the CLS falling edge and the PS1 rising edge.

HR-TFT PS: REG[A8h]	2 Rising		Regist e It = 000		h								Read/	Write
	n/a													
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		n	/a						P	S2 Rising I	Edge bits	7-0		
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 7-0

PS2 Rising Edge Bits [7:0] This register determines the number of PCLKs between the LP falling edge and the first PS2 rising edge.

Note

This register must be programmed such that the following formula is valid. (REG[A8h] bits 7-0) > 0

	HR-TFT PS2 Toggle Width RegisterREG[ACh]Default = 000000AhRead/Write														
	n/a														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				n/a							PS2 To	ggle Width	n bits 6-0		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 6-0 PS2 Toggle

PS2 Toggle Width Bits [6:0]

This register determines the width of the PS2 signal before toggling (in number of PCLKs).

Note

This register must be programmed such that the following formula is valid. (REG[ACh] bits 6-0) > 0

HR-TF REG[E		Signal		Regis It = 000		łh								Read	/Write
	n/a														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				n/a							PS3 Sig	nal Width	bits 6-0		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 6-0

PS3 Signal Width Bits [6:0]

This register determines the width of the PS3 signal in PCLKs.

Note

This register must be programmed such that the following formula is valid. (REG[B0h] bits 6-0) > 0

HR-TFT REV Toggle Point RegisterREG[B4h]Default = 0000000AhRead/Write										
n/a										
31 30 29	9 28 27 26 2	25 24	23	22	21	20	19	18	17	16
	n/a						REV	Toggle bit	s 4-0	
15 14 1	3 12 11 10	9 8	7	6	5	4	3	2	1	0

bits 4-0

REV Toggle Bits [4:0]

This register determines the width in PCLKs to toggle the REV signal prior to LP rising edge.

HR-TFT PS1/2 End RegisterREG[B8h]Default = 0000007hRead/Write														
	n/a													
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					n/a							PS1	/2 End bits	2-0
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 2-0

PS1/2 End Bits [2:0]

This register allows the PS signal to continue into the vertical non-display period (in lines).

Note

This register must be programmed such that the following formula is valid. VT > (REG[B8h] bits 2-0) + VDP + VPS + 1

	Type 2 TFT Configuration RegisterREG[BCh]Default = 0000000hRead/Write														
n/a															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
POL Type	n/a	AP	Pulse Wid bits 2-0	dth	n/a	AP Rising bits	Position 1-0		n/a		VCLK bits	Hold 1-0	n/a		Setup 1-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
hit 15			DOI	Tuno											

bit 15

POL Type

This bit selects how often the POL signal is toggled. The S1D13A05 GPIO2 pin controls the POL signal used for the TFT Type 2 Interface. For all other panel interfaces this bit has no effect.

When this bit = 0, the POL signal is toggled every line. When this bit = 1, the POL signal is toggled every frame.

bits 13-11 AP Pulse Width Bits [2:0]

These bits specify the AP Pulse Width used for the TFT Type 2 Interface. The S1D13A05 GPIO1 pin controls the AP signal for the TFT Type 2 Interface. For all other panel interfaces it has no effect.

REG[4Ch] bits 13-11	AP Pulse Width (in PCLKs)
000	20
001	40
010	80
011	120
100	150
101	190
110	240
111	270

Table	8-27.	AP	Pulse	Width
Iuvic	0 47.	111	I moc	muun

bits 9-8 AP Rising Position Bits [1:0] These bits specify the TFT Type 2 AC timing parameter from the rising edge of FPLINE (STB) to the rising edge of GPIO1 (AP). The parameter is selected as follows. For all other panel interfaces it has no effect.

REG[4Ch] bits 9-8	AP Rising Position (in PCLKs)
00	40
01	52
10	68
11	90

Table	8-28:	AP	Rising	Position
-------	-------	----	--------	----------

bits 4-3

VCLK Hold Bits [1:0]

These bits specify the TFT Type 2 AC timing parameter from the rising edge of FPLINE (STB) to the falling edge of GPIO0 (VCLK). The parameter is selected as follows. For all other panel interfaces it has no effect.

Table	8-29.	VCLK	Hold
Indic	0 2 / .	V CLIX	non

REG[4Ch] bits 4-3	VCLK Hold (in PCLKs)
00	7
01	9
10	12
11	16

bits 1-0

VCLK Setup Bits [1:0]

These bits specify the TFT Type 2 AC timing parameter from the rising edge of GPIO0 (VCLK) to the rising edge of FPLINE (STB). The parameter is selected as follows. For all other panel interfaces it has no effect.

REG[4Ch] bits 1-0	VCLK Setup (in PCLKs)
00	7
01	9
10	12
11	16

Casio TFT Ti REG[C0h]	ming Register Default = 09180E09h								Read/	Read/Write				
n/a		GPCK Rising Edge to STH Pulse bits 5-0					n/a		GRES Falling Edge to FRP Toggle Point bits 6-0					
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a	GRE	S Falling	Edge to G	PCK Risin	g Edge bit	s 4-0	n	/a	GPC	K Rising I	Edge to GI	RES Rising	g Edge bit	s 5-0
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
bits 29-24GPCK Rising Edge to STH Pulse Bits[5:0] These bits determine the number of PCLKs from GPCK rising edge to STH pulse.bits 22-16GRES Falling Edge to FRP Toggle Point Bits[6:0] These bits determine the number of PCLKs from GRES falling edge to FRP Toggle point.														
bits 13-8	GRES Falling Edge to GPCK Rising Edge Bits[5:0] These bits determine the number of PCLKs from GRES falling edge to GPCK rising edge.													
bits 5-0				0 0		RES Ris	U	<u> </u>		K risin	g edge	to GRE	S rising	g edge.

Type 3 TFT Configura											_	
REG[D8h] I	Default = 000	00000h									Read	l/Write
POL T	oggle Position bits	7-0			OE Pulse Width bits 7-0							
31 30 29	28 27	26	25	24	23	22	21	20	19	18	17	16
OE Risir	ng Edge Position bit	ts 7-0						n	/a			
15 14 13	12 11	10	9	8	7	6	5	4	3	2	1	0
bits 31-24	POL Toggle These bits s S1D13A05 register has	pecify t GPIO2	he tog pin co	gle pos ontrols t	the POL	signal	used fo	-				. This
bits 23-16	POL Toggle Position in pixels = (REG[D8h] bits 31-24) × 2 OE Pulse Width Bits [7:0] These bits specify the pulse width of the OE signal in 2 pixel resolution. The S1D13A05 GPIO1 pin controls the OE signal used for the TFT Type 3 Interface. This register has no effect for all other panel interfaces.											
bits 15-8	OE Pulse W OE Rising F These bits s S1D13A05 ister has no OE Rising F	Edge Po pecify t GPIO1 effect f	osition he risi pin co or all o	Bits [7 ng edgo ntrols t other pa	:0] e positic he OE s anel inte	on of th signal u erfaces.	e OE s used for	ignal in the TF	T Type			

Type 3 TFT Config REG[DCh]	Default = 00000000h	Read/Write									
Х	OEV End Position bits 7-0	XOEV Start Position bits 7-0									
31 30 29	28 27 26 25 24	23 22 21 20 19 18 17 16									
1 1	CPV Pulse Width bits 6-0	VCOM Toggle Position bits 7-0									
15 14 13	12 11 10 9 8	7 6 5 4 3 2 1 0									
bits 31-24	(depending on the FPFRAME Pu	ng edge position of the XOEV signal in 2 pixel resolution lse Polarity bit in REG[3Ch] bit 23). The S1D13A05 mal used for the TFT Type 3 Interface. This register has faces.									
	XOEV Falling Edge Position in pixels = (REG[DCh] bits $31-24$) × 2										
	Note If this register is set to 0, no pul	lse is generated.									
bits 23-16	XOEV Start Position Bits [7:0] These bits specify the rising/falling edge position of the XOEV signal in 2 pixel resolution (depending on the FPFRAME Pulse Polarity bit in REG[3Ch] bit 23). The S1D13A05 GPO2 pin controls the XOEV signal used for the TFT Type 3 Interface. This register has no effect for all other panel interfaces.										
	XOEV Rising Edge Position in pi	ixels = (REG[DCh] bits 23-16) \times 2									
	Note If this register is set to 0, no pul	lse is generated.									
bits 15-8	CPV Pulse Width Bits [7:0] These bits specify the pulse width of the CPV signal in 2 pixel resolution. The S1D13A05 GPIO0 pin controls the CPV signal used for the TFT Type 3 Interface. This register has no effect for all other panel interfaces.										
	CPV Pulse Width in pixels = (RE	G[DCh] bits $15-8$) × 2									
bits 7-0		tion of the VCOM signal in 2 pixel resolution. The e VCOM signal used for the TFT Type 3 Interface. This									
	VCOM Toggle Position in pixels	= (REG[DCh] bits 7-0) \times 2									

Type 3 TFT REG[E0h]	Type 3 TFT PCLK Divide RegisterREG[E0h]Default = 0000000hRead/Write													
	n/a													
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a								2 Divide bits 1-0	PC	LK1 Divide	Rate bits	3-0		
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bit 5-4

PCLK2 Divide Rate Bits [1:0]

These bits specify the divide rate for PCLK2. This register is used for the TFT Type 3 Interface and has no effect for all other panel interfaces.

REG[C8h] bits 5-4	PCLK2 Divide Rate
00	64
01	128
10	256
11	512

Table 8-31: PCLK2 Divide Rate

bits 3-0

PCLK1 Divide Rate Bits [3:0]

These bits specify the divide rate for PCLK1. This register is used for the TFT Type 3 Interface and has no effect for all other panel interfaces.

Table 8-32: PCLK1 I	Divide Rate
---------------------	-------------

REG[C8h] bits 3-0	PCLK1 Divide Rate					
0000	2					
0001	4					
0010	8					
0011	16					
0100	32					
0101	64					
0110	128					
0111	256					
1000	512					
1001	1024					
1010	2048					
1011	4096					
1100	8192					
1101	16384					
1110	32768					
1111	65536					

Type 3 TFT Partial Mode Display Area Control RegisterREG[E4h]Default = 0000000h										Read/	Read/Write					
	1	1	1	1	1	1		/a	1	1 -		1	1	1	1	1
31 n	30 n/a	Partial Mode Display Refresh Cycle bits 5-0 n/a Partial Area Display Disp						18 Area 2 Display Enable	17 Area 1 Display Enable	16 Area 0 Display Enable						
15	14	13									1	0				
bits 13	-8		The a va	se bits lue from	specify m 0 to 6	lay Ref the refi 53. This interfac	esh cyc registe	cle for t	he Part			-	•		•	
bit 4			This for a Whe	s bit en all othe en this	ables/di r panel bit = 1,	lay Ena sables interfac Partial Partial	the Part ces. Mode I	Display	is ena	bled		the TF	Г Туре	3 and h	ias no e	ffect
bit 3		 When this bit = 0, Partial Mode Display is disabled. Partial Mode Display Type Select This bit selects the type of partial mode display. When this bit =0, the Stripe type of partial mode display is selected. If Stripe is enabled only the Y Position registers are used in calculating the partial display. When this bit = 1, type Block type of partial mode display is selected. If Block is enabled both the X and Y Position registers are used in calculating the partial display. 														
bit 2			This no e Whe	s bit en effect fo en this	or all ot bit = 1,	sables t her pan Area 2	el inter is enat	faces. oled.	Partial	Мос	le I	Display	on the	TFT Ty	vpe 3 ar	nd has
bit 1		 When this bit = 0, Area 2 is disabled. Area 1 Display Enable This bit enables/disables the Area 1 for Partial Mode Display on the TFT Type 3 and has no effect for all other panel interfaces. When this bit = 1, Area 1 is enabled. When this bit = 0, Area 1 is disabled. 									nd has					
bit 0			This no e Whe	s bit en effect fo en this	or all ot bit = 1,	able isables t her pan Area 0 Area 0	el inter is enat	faces. oled.	Partial	Moo	le I	Display	on the	TFT Ty	vpe 3 ar	nd has

Type 3 TFT P	artial Area 0 Positions Register									
REG[E8h]	Default = 00000000h						Read/	Write		
n/a	Partial Area 0 Y End Position bits 5-0	n/a		Partial Area 0 X End Position bits 5-0						
31 30	29 28 27 26 25 24	23 22	21	20	19	18	17	16		
n/a	Partial Area 0 Y Start Position bits 5-0	n/a		Partial A	rea 0 X St	art Positior	n bits 5-0			
15 14	13 12 11 10 9 8	7 6	5	4	3	2	1	0		
bits 29-24 bits 21-16	Partial Area 0 Y End Position Bi These bits specify the Y End Pos used for the TFT Type 3 Interfac Partial Area 0 X End Position Bi These bits specify the X End Pos is used for the TFT Type 3 Interf	ition of Partial e and has no ef ts [5:0] sition of Partial	ffect for Area 0	r all oth) in 8 pi	her pane	el interf olution.	aces.	egister		
bits 13-8	Partial Area 0 Y Start Position Bits [5:0] These bits specify the Y Start Position of Partial Area 0 in 8 line resolution. This register is used for the TFT Type 3 Interface and has no effect for all other panel interfaces.									
bits 5-0	Partial Area 0 X Start Position B These bits specify the X Start Po is used for the TFT Type 3 Interf	sition of Partia		-				-		

Type 3 TFT F	Partial /				-										
REG[ECh]		Defau	t = 000	00000	n								Read/	Write	
n/a		Partial A	rea 1 Y Er	nd Position	n bits 5-0		n	/a	Partial Area 1 X End Position bits 5-0						
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
n/a		Partial A	rea 1 Y Sta	art Positio	n bits 5-0		n,	/a	Partial Area 1 X Start Position bits 5-0						
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
bits 29-24		The: used	se bits s l for the	pecify TFT 1	the Y E Fype 3 I	End Pos Interfac		Partial as no e		in 8 lin r all oth			•	ister is	
bits 21-10		The	se bits s	specify	the X I	End Pos	sition of	f Partial		l in 8 pi for all o				•	
bits 13-8		Partial Area 1 Y Start Position Bits [5:0] These bits specify the Y Start Position of Partial Area 1 in 8 line resolution. This register is used for the TFT Type 3 Interface and has no effect for all other panel interfaces.													
bits 5-0		The	se bits s	pecify	the X S	Start Po		f Partia		1 in 8 p for all o				•	

Type 3 TFT	Partial A			-	-										
REG[F0h]		Defau	It = 000	00000	า								Read/	Write	
n/a		Partial A	rea 2 Y Er	nd Positior	n bits 5-0		n	/a	Partial Area 2 X End Position bits 5-0						
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
n/a		Partial Area 2 Y Start Position bits 5-0 n/a Partial Area 2 X Start Position bits 5-0													
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
bits 29-24 bits 21-16		The used Part The	l for the ial Area se bits s	pecify TFT 7 a 2 X E specify	the Y E Type 3 I and Posi the X I	End Pos Interfac ition Bi End Pos	ition of e and h ts [5:0] sition of	Partial as no e f Partial	ffect fo	in 8 lin r all oth 2 in 8 pi for all o	her pane	el interf	aces.	egister	
bits 13-8		Partial Area 2 Y Start Position Bits [5:0] These bits specify the Y Start Position of Partial Area 2 in 8 line resolution. This register is used for the TFT Type 3 Interface and has no effect for all other panel interfaces.													
bits 5-0		The		specify	the X S	start Po	sition o	f Partia		2 in 8 p for all o				-	

Type 3 REG[F		Comma	a nd Sto Defau	re Reg It = 000		Dh										Read	/Write
	n	/a			Command 1 Store bits 11-0												
31	30	29	28	27	26		25	24		23	22	21	20	19	18	17	16
	n	/a								Co	mmand 0 \$	Store bits	11-0				
15	14	13	12	11	10		9	8		7	6	5	4	3	2	1	0
bits 27-	-16			nmand se bits					⁻ th	e TFI	Type (3 Inter	face. Th	nis regis	ster has	no effe	ect for

bits 11-0 Command 0 Store Bits [11:0] These bits store command 0 for the TFT Type 3 Interface. This register has no effect for all other panel interfaces.

all other panel interfaces.

Type 3 TFT Miscellaneous RegisterREG[F8h]Default = 0000000hRead/Write											
	n/a										
31 30	29 28 27 26	25 24	23	22	21	20	19	18	17	16	
n/a Source Driver IC n/a							Command Send Request				
15 14	13 12 11 10	9 8	7	6	5	4	3	2	1	0	

bits 9-8

Source Driver IC Number Bits [1:0]

These bits contain the number of Source Driver ICs.

REG[E0h] bits 1-0	Source Driver ICs
00	1
01	2
10	3
11	4

Table 8-33:	Number	of Source	Driver ICs
10010 0 55.	110001	0, 5000000	Driveries

bit 0

Command Send Request

After the CPU sets this bit, the S1D13A05 sends the command in the next non-display period and clears this bit automatically. This register has no effect for all other panel interfaces.

8.4 USB Registers (Offset = 4000h)

The S1D13A05 USB device occupies a 48 byte local register space which can be accessed by the CPU on the local host interface.

To access the USB registers:

- 1. A valid USBCLK must be provided.
- 2. The USBClk Enable bit (REG[4000h] bit 7) must be set to 1 and the USB Setup bit (REG[4000h] bit 2) must be set to 1. Both bits should be set together.

If any of the above conditions are not true, the USB registers must not be accessed.

Control Regi REG[4000h]		llt = 00h					Read/Write
			n	/a			
15	14	13	12	11	10	9	8
USBClk Enable	Software EOT	USB Enable	Endpoint 4 Stall	Endpoint 3 Stall	USB Setup	Reserved	Reserved
7	6	5	4	3	2	1	0
bit 7	This			e enabled/disab d. The USBCII	-		-
	doe			EG[14h] bit 4) a of the S1D13.	-	U 1	
	enal Wh	s bit should ini bled individua en this bit = 1, en this bit = 0,	lly. the USBClk i		tup bit. Howe	ver, it can be c	lisabled/re-
	Note T		ters must not b	e accessed whe	en this bit is 0.		
bit 6	This emp an A S1E indi	oty. If this bit is ACK and a zer D13A05 respon cating that it e	s asserted, the o length packe ads to an IN rec xpects to trans	to an IN reque S1D13A05 res t if the FIFO is quest from End mit more data. with a zero len	ponds to an IN s empty. If this point 4 with a This bit is aut	V request to En bit is not asse n NAK if the I comatically cle	ndpoint 4 with erted, the FIFO is empty eared when the

bit 5	USB Enable Any device or configuration descriptor reads from the host will be acknowledged with a NAK until this bit is set. This allows time for the local CPU to set up the interrupt polling register, maximum packet size registers, and other configuration registers (e.g. Product ID and Vendor ID) before the host reads the descriptors.
	Note As the device and configuration descriptors cannot be read by the host until the USB Enable bit is set, the device enumeration process will not complete and the device will not be recognized on the USB.
bit 4	Endpoint 4 Stall. If this bit is set, host bulk reads from the transmit FIFO will result in a STALL acknowl- edge by the S1D13A05. No data will be returned to the USB host.
bit 3	Endpoint 3 Stall. If this bit is set, host bulk writes to the receive FIFO will result in a STALL acknowledge by the S1D13A05. Receive data will be discarded.
bit 2	USB Setup This bit is used by software to select between GPIO and USB functions for multifunction GPIO pins (GPIO[7:4]). This bit should be set at the same time as the USBClk Enable bit. When this bit = 1, the USB function is selected. When this bit = 0, the GPIO function is selected.
	Note The USB Registers must not be accessed when this bit is 0.
bit 1	Reserved. This bit must be set to 0.
bit 0	Reserved. This bit must be set to 0.

Interrupt Ena	ble Register	0								
REG[4002h]	Defau	ılt = 00h					Read/Write			
	n/a									
15	14	13	12	11	10	9	8			
Suspend Request Interrupt Enable	SOF Interrupt Enable	Reserved	Endpoint 4 Interrupt Enable	Endpoint 3 Interrupt Enable	Endpoint 2 Interrupt Enable	Endpoint 1 Interrupt Enable	n/a			
7	6	5	4	3	2	1	0			
bit 7 bit 6	Wh S1E SOI Wh	en set, this bit D13A05 USB o F Interrupt Ena		errupt to occur suspend mode	.		sting the is received by			
bit 5		erved. s bit must be s	et to 0.							

bit 4	Endpoint 4 Interrupt Enable. When set, this bit enables an interrupt to occur when a USB Endpoint 4 Data Packet has been sent by the S1D13A05.
bit 3	Endpoint 3 Interrupt Enable. When set, this bit enables an interrupt to occur when a USB Endpoint 3 Data Packet has been received by the S1D13A05.
bit 2	Endpoint 2 Interrupt Enable. When set, this bit enables an interrupt to occur when the USB Endpoint 2 Transmit Mailbox registers have been read by the USB host.
bit 1	Endpoint 1 Interrupt Enable. When set, this bit enables an interrupt to occur when the USB Endpoint 1 Receive Mailbox registers have been written to by the USB host.

			n	/a						
15	14	13	12	11	10	9	8			
Suspend Request Interrupt Status	SOF Interrupt Status	Reserved	Endpoint 4 Interrupt Status	Endpoint 3 Interrupt Status	Endpoint 2 Interrupt Status	Endpoint 1 Interrupt Status	Upper Interrupt Active (read only)			
7	6	5	4	3	2	1	0			
oit 7 oit 6	This 1 cl	pend Request l s bit indicates ears this bit. F Interrupt Stat	when a suspen		been received	by the S1D13A	A05. Writing			
	This bit indicates when a start-of-frame packet has been received by the S1D13A05. Writ- ing a 1 clears this bit.									
bit 5	Reserved. This bit must be set to 0.									
bit 4	This	point 4 Interru s bit indicates ting a 1 clears	when a USB E	ndpoint 4 Data	a packet has be	een sent by the	S1D13A05.			
bit 3	This S1D	point 3 Interru s bit indicates 013A05. No m a 1 clears this	when a USB E ore packets to	Indpoint 3 Data	a packet has be					
bit 2	This	point 2 Interru s bit indicates v t. Writing a 1 c	when the USB	Endpoint 2 M	ailbox register	s have been rea	ad by the US			
bit 1	This	point 1 Interru s bit indicates v 3 host. Writing	when the USB	Endpoint 1 M		rs have been wi	ritten to by th			
bit 0		er Interrupt A east one interr	-	•	r REG[4008h].					

Interrupt Ena	ble Register	1					
REG[4006h]	Defau	lt = 00h					Read/Write
			n,	/a			
15	14	13	12	11	10	9	8
		n	/a			Transmit FIFO Almost Empty Interrupt Enable	Receive FIFO Almost Full Interrupt Enable
7	6	5	4	3	2	1	0
	Emj Note Ti	pty status bit is a he Transmit Fl	enables an inte s set. IFO Almost Er b below the thre	npty threshold	must be set g		
bit 0	Whe		nost Full Intern enables an inte	•	erated when th	ne Receive FIF	O Almost Full
	Note	9					

The Receive FIFO Almost Full threshold must be set less than 64, as the FIFO count must rise above the threshold to cause an interrupt.

Interrupt Stat	tus Register 1	1					
REG[4008h]	Defau	lt = 00h					Read/Write
			r	n/a			
15	14	13	12	11	10	9	8
		r	n/a			Transmit FIFO Almost Empty Status	Receive FIFO Almost Full Status
7	6	5	4	3	2	1	0
bit 1	This FIF	s bit is set whe	pty Threshold,	tatus. of bytes in the and another by		•	
bit 0	This	s bit is set whe	shold, and ano			-	Receive FIFO the FIFO.

Endpoint 1 I	Endpoint 1 Index Register											
REG[4010h]	REG[4010h]Default = 00hRead/Write											
	n/a											
15	14	13	12	11	10	9	8					
n/a Endpoint 1 Index bits 2-0 (RO)												
7	6	5	4	3	2	1	0					

bits 2-0

Endpoint 1 Index Register Bits [2:0].

This register determines which Endpoint 1 Receive Mailbox is accessed when the Endpoint 1 Receive Mailbox Data register is read. This register is automatically incremented after the Endpoint 1 Receive Mailbox Data register is read. This index register wraps around to zero when it reaches the maximum count (7).

Endpoint 1 R REG[4012h]	Endpoint 1 Receive Mailbox Data RegisterREG[4012h]Default = 00hRead Only										
n/a											
15	14	13	12	11	10	9	8				
	Endpoint 1 Receive Mailbox Data bits 7-0										
7	6	5	4	3	2	1	0				

bits 7-0

Endpoint 1 Receive Mailbox Data Bits [7:0].

This register is used to read data from one of the receive mailbox registers. Data is returned from the register selected by the Endpoint 1 Index Register. The eight receive mailbox registers are written by a USB bulk transfer to endpoint 1, and can be used to pass messages from the USB host to the local CPU. The format and content of the messages are user defined. If enabled, USB writes to this register can generate an interrupt.

Endpoint 2 Ir REG[4018h]	Endpoint 2 Index RegisterREG[4018h]Default = 00hRead/Write										
n/a											
15	14	13	12	11	10	9	8				
	n/a Endpoint 2 Index bits 2-0										
7	6	5	4	3	2	1	0				

bits 2-0

Endpoint 2 Index Register Bits [2:0].

This register determines which Endpoint 2 Transmit Mailbox is accessed when the Endpoint 2 Transmit Mailbox Data register is read or written. This register is automatically incremented after the Endpoint 2 Transmit Mailbox Data port is read or written. This index register wraps around to zero when it reaches the maximum count (7).

Endpoint 2 T	ransmit Mai	lbox Data Reg	gister							
REG[401Ah]	Defa	ult = 00h					Read/Write			
			n	/a						
15	14	13	12	11	10	9	8			
	Endpoint 2 Transmit Mailbox Data bits 7-0									
7	6	5	4	3	2	1	0			

Endpoint 2 Transmit Mailbox Data Bits [7:0].

This register is used to read or write one of the transmit mailbox registers. The register being accessed is selected by the Endpoint 2 Index register. The eight Transmit Mailbox registers are written by the local CPU and are read by a USB transfer from endpoint 2. The format and content of the messages are user defined. If enabled, USB reads from this register can generate an interrupt.

	Interrupt Poll		egister								
REG[401Ch]] Defa	ult = FFh					Read/Write				
	n/a										
15	14	13	12	11	10	9	8				
			Interrupt Polling	Interval bits 7-0							
7	6	5	4	3	2	1	0				
1: 7.0	T		I. I.D. 17	01							

bits 7-0

Interrupt Polling Interval Bits [7:0].

This register specifies the Endpoint 2 interrupt polling interval in milliseconds. It can be read by the host through the endpoint 2 descriptor.

Endpoint 3 F REG[4020h]	Receive FIFO Defau	Data Registe ult = 00h	r				Read Only			
	n/a									
15	14	13	12	11	10	9	8			
	Endpoint 3 Receive FIFO Data bits 7-0									
7	6	5	4	3	2	1	0			

bits7-0

Endpoint 3 Receive FIFO Data Bits [7:0].

This register is used by the local CPU to read USB receive FIFO data. The FIFO data is written by the USB host using bulk or isochronous transfers to endpoint 3.

Endpoint 3 F REG[4022h]	Endpoint 3 Receive FIFO Count RegisterREG[4022h]Default = 00hRead Only									
	n/a									
15	14	13	12	11	10	9	8			
	Receive FIFO Count bits 7-0									
7	6	5	4	3	2	1	0			

bits 7-0

Receive FIFO Count Bits [7:0].

This register returns the number of receive FIFO entries containing valid entries. Values range from 0 (empty) to 64 (full). This register is automatically decremented after every read of the of the Receive FIFO Data Register (REG[4020h]).

	Receive FIFO	-	er									
REG[4024h]	Defau	lt = 01h					Read/Write					
	n/a											
15	14	13	12	11	10	9	8					
	n/a		Receive FIFO Flush	Receive FIFO Overflow	Receive FIFO Underflow	Receive FIFO Full (read only)	Receive FIFO Empty (read only)					
7	6	5	4	3	2	1	0					
bit 4 bit 3	Wri 0. Rec If se	eive FIFO Ove et, this bit indic	causes the reco erflow. cates that an at	eive FIFO to b tempt was mad s full. Writing	de by the USB	host to write t	·					
bit 2	If se		cates that an at	tempt was mac g a 1 clears thi		eceive FIFO v	when the					
bit 1		eive FIFO Ful et, this bit indic		eceive FIFO is	full.							
bit 0		eive FIFO Em et, this bit indic	1 2	eceive FIFO is	empty.							

Endpoint 3 M REG[4026h]	Endpoint 3 Maximum Packet Size RegisterREG[4026h]Default = 08hRead/Write										
n/a											
15	14	13	12	11	10	9	8				
			Endpoint 3 Max P	acket Size bits 7-0							
7	6	5	4	3	2	1	0				
bits 7-0	End	noint 3 Max	Packet Size Bits	s [7·0]							

Endpoint 3 Max Packet Size Bits [7:0].

This register specifies the maximum packet size for endpoint 3 in units of 8 bytes (default = 64 bytes). It can be read by the host through the endpoint 3 descriptor.

Endpoint 4 T REG[4028h]	Endpoint 4 Transmit FIFO Data RegisterREG[4028h]Default = 00hWrite Only										
n/a											
15	14	13	12	11	10	9	8				
	Transmit FIFO Data bits 7-0										
7	6	5	4	3	2	1	0				
			•	· · · · · · · · · · · · · · · · · · ·							

bits 7-0

Transmit FIFO Data Bits [7:0].

This register is used by the local CPU to write data to the transmit FIFO. The FIFO data is read by the USB host using bulk or isochronous transfers from endpoint 4.

Endpoint 4 T REG[402Ah]	Endpoint 4 Transmit FIFO Count RegisterREG[402Ah]Default = 00hRead Only									
n/a										
15	14	13	12	11	10	9	8			
	Transmit FIFO Count bits 7-0									
7	6	5	4	3	2	1	0			

Transmit FIFO Count Bits [7:0].

This register returns the number of transmit FIFO entries containing valid entries. Values range from 0 (empty) to 64 (full).

	point [4020) Status Regis ult = 01h	ter				Read/Write
					n	/a			
	15		14	13	12	11	10	9	8
		n/a		Transmit FIFO Valid	Transmit FIFO Flush	Transmit FIFO Overflow	Reserved	Transmit FIFO Full (read only)	Transmit FIFO Empty (read only)
	7		6	5	4	3	2	1	0
bit 5			If : ho	ansmit FIFO Va set, this bit allow st. This bit is au B[403Ah] Inde	ws the data in t tomatically clo	eared by a host		•	
bit 4				ansmit FIFO Flu iting to this bit		nsmit FIFO to	be flushed. Re	ading this bit a	always returns
bit 3			If	ansmit FIFO Ov set, this bit indic FO when the tra	cates that an at	•	•		to the transmit
bit 2			Re	served.					
bit 1				ansmit FIFO Fu set, this bit indi	•	ransmit FIFO i	s full.		
bit 0				ansmit FIFO En set, this bit indic			s empty.		

Endpoint 4 Maximum Packet Size RegisterREG[402Eh]Default = 08hRead/Write											
	n/a										
15	14	13	12	11	10	9	8				
	Endpoint 4 Max Packet Size bits 7-0										
7	6	5	4	3	2	1	0				

bits 7-0

Endpoint 4 Max Packet Size Bits [7:0].

This register specifies the maximum packet size for endpoint 4 in units of 8 bytes (default = 64 bytes). It can be read by the host through the endpoint 4 descriptor.

Revision RegisterREG[4030h]Default = 01hRead Only											
	n/a										
15	14	13	12	11	10	9	8				
Chip Revision bits 7-0											
7	6	5	4	3	2	1	0				

Chip Revision Bits [7:0].

This register returns current silicon revision number of the USB client.

REG[4032h]	Delau	lt = 00h					Read/Write			
				/a						
15	14	13	12	11	10	9	8			
Suspend Control	USB Endpoint 4 STALL	USB Endpoint 4 NAK	USB Endpoint 4 ACK	USB Endpoint 3 STALL	USB Endpoint 3 NAK	USB Endpoint 3 ACK	Endpoint 2 Vali			
7	6	5	4	3	2	1	0			
it 7	If se				suspend reques r suspended me	-	clears this bi			
bit 6	USB Endpoint 4 STALL The last USB IN token could not be serviced because the endpoint was stalled (REG[4000h] bit 4 set), and was acknowledged with a STALL. Writing a 1 clears this bit									
bit 5	USB Endpoint 4 NAK The last USB packet transmitted (IN packet) encountered a FIFO underrun condition, and was acknowledged with a NAK. Writing a 1 clears this bit.									
vit 4	USB Endpoint 4 ACK The last USB packet transmitted (IN packet) was successfully acknowledged with an ACK from the USB host. Writing a 1 clears this bit.									
bit 3	USB Endpoint 3 STALL The last USB packet received (OUT packet) could not be accepted because the endpoint was stalled (REG[4000h] bit 3 set), and was acknowledged with a STALL. Writing a 1 clears this bit.									
bit 2	USB Endpoint 3 NAK The last USB packet received (OUT packet) could not be accepted, and was acknowl- edged with a NAK. Writing a 1 clears this bit.									
pit 1	USB Endpoint 3 ACK. The last USB packet received (OUT packet) was successfully acknowledged with an ACK. Writing a 1 clears this bit.									
oit O	Whe CPU		read by the US	-	box registers h cal CPU shoul		-			

Frame Cour	nter MSB Regi	ster					
REG[4034h]		ılt = 00h					Read Only
			n	/a			
15	14	13	12	11	10	9	8
		n/a			F	rame Counter bits 1	D-8
7	6	5	4	3	2	1	0
Frame Cour REG[4036h]	n ter LSB Regi s Defau	ster ılt = 00h					Read Only
			n	/a			
15	14	13	12	11	10	9	8
			Frame Cou	nter bits 7-0			
7	6	5	4	3	2	1	0

bits 10-0

Frame Counter Bits [10:0]

This register contains the frame counter from the most recent start-of-frame packet.

Extended Register IndexREG[4038h]Default = 00hRead/Write											
	n/a										
15	14	13	12	11	10	9	8				
Extended Register Index bits 7-0											
7	6	5	4	3	2	1	0				

bits 7-0

Extended Register Index Bits [7:0]

This register selects which extended data register is accessed when the REG[403Ah] is read or written.

Extended Register DataREG[403Ah]Default = 04hRead/Write										
	n/a									
15	14	13	12	11	10	9	8			
Extended Data bits 7-0										
7	6	5	4	3	2	1	0			

bits 7-0

Extended Data Bits [7:0] This port provides access to one of the extended data registers. The index of the current register is held in REG[4038h].
Page	145
Page	145

REG[403A	MSB .h], Inde	ex[00h]		Defau	lt = 04	4h						Read/Writ
•	-					Vendor ID	bits 15-8					
7		6		5		4	3		2		1	0
Vendor ID	LSB											
REG[403A	.h], Inde	ex[01h]		Defau	lt = B	8h						Read/Writ
						Vendor ID	bits 7-0					
7		6		5		4	3		2		1	0
oits 15-0				ID Bits egisters o			ndor ID ret	urned	in a "Ge	t Devi	ce Desci	riptor" request
Product II REG[403A		ex[02h]		Defau	lt = 88	8h						Read/Writ
	1		1	_	1	Product ID		1		1		1
7		6		5		4	3		2		1	0
Product II REG[403A		ex[03h]		Defau	lt = 2	1h						Read/Writ
	I		1		1	Product ID		1		1		I
7		6		5		4	3		2		1	0
oits 15-0	lumbor]		ID Bits egisters o	-		duct ID re	turned	in a "Ge	et Dev	ice Desc	riptor" reques
Poloooo N		INISD		- C		41.						Read/Writ
		ex[04h]		Defau	III = 0	1n						Reau/writ
Release N REG[403A		ex[04h]		Defau	IIt = 0	1 N Release Num	per bits 15-8					Read/whit
		ex[04h] 6		Defau 5			per bits 15-8 3		2		1	
REG[403A	h], Inde	6 • LSB				Release Num 4	3		2		1	
REG[403A 7 Release N	h], Inde	6 • LSB		5		Release Num 4	3		2		1	0

tor" request.

Receive FIF	O Almost Full	Threshold									
REG[403Ah],	, Index[06h]	Defaul	Default = 3Ch Read/V								
n	n/a		Receive FIFO Almost Full Threshold bits 5-0								
7	6	5	4	3	2	1	0				

bits 5-0

Receive FIFO Almost Full Threshold Bits [5:0]

This register determines the threshold at which the receive FIFO almost full status bit is set.

Note

The Receive FIFO Almost Full threshold must be set less than 64, as the FIFO count must rise above the threshold to cause an interrupt.

Transmit FIF	O Almost Em	pty Thresh	old					
REG[403Ah],	Index[07h]	Defau	ult = 04h					Read/Write
n	/a			Tra	nsmit FIFO Almost E	Empty Threshold bits	5-0	
7	6	5		4	3	2	1	0

bits 5-0

Transmit FIFO Almost Empty Threshold Bits [5:0]. This register determines the threshold at which the transmit FIFO almost empty status bit is set.

Note

The Transmit FIFO Almost Empty threshold must be set greater than zero, as the FIFO count must drop below the threshold to cause an interrupt.

USB Control REG[403Ah], Index[08h]	Default	t = 01h				Read/Write		
n/a								
7 6	5	4	3	2	1	0		

bit 0

USB String Enable.

When set, this bit allows the default Vendor and Product ID String Descriptors to be returned to the host. When this bit is cleared, the string index values in the Device Descriptor are set to zero.

	Power Consur], Index[09h]	nption Default	= FAh				Read/Write
			Maximum C	urrent bits 7-0			
7	6	5	4	3	2	1	0
bits 7-0	Th Th Th	e S1D13A05 rd e default and m	rrent drawn by eports this valu aximum value	e to the host of the is 500 mA (F	ll from the USB controller in the FAh * 2 mA).	configuration	n descriptor.

In order to comply with the USB specification the following formula must apply: REG[403Ah] index[09h] \leq FAh.

REG[403Ah],		Default					Read/Write
EP4 Data Toggle	EP3 Data Toggle	EP2 Data Toggle	EP1 Data Toggle	Reserved	Reserved	n/a 1	Reserved
7	6	5	4	3	2	1	0
it 7	Con	Data Toggle tains the value point 4 from the	e of the Data To	oggle bit to be	sent in respons	e to the nex	t IN token to
			made to this bi	t, the value ca	nnot be read ba	ck before a	minimum of 1
it 6	Con	Data Toggle I tains the value the USB hos	e of the Data To	oggle bit expec	eted in the next	DATA pack	et to endpoint
			made to this bi	t, the value ca	nnot be read ba	ck before a	minimum of 1
it 5	Con	Data Toggle tains the value point 2 from the	e of the Data To	oggle bit to be	sent in respons	e to the nex	t IN token to
			made to this bi	t, the value ca	nnot be read ba	ck before a	minimum of 1
it 4	Con	Data Toggle I tains the value n the USB hos	e of the Data To	oggle bit expec	eted in the next	DATA pack	et to endpoint
			made to this bi	t, the value ca	nnot be read ba	ck before a	minimum of 1
it 3		erved. s bit must be se	et to 0.				
it 2		erved. s bit must be se	et to 0.				
it 0		erved. s bit must be so	et to 0.				

Rese	rved										
REG[[403Ah]	, Ind	lex[0Bh]		Defa	ult = (00h				Read/Write
							n/a				Reserved
	7		6		5		4	3	2	1	0
bit 0				serve							

This bit must be set to 0.

FIFO Con REG[403A	dex[0Ch]	Defa	ult = 0	0h				Read/Write
				n/a				Transmit FIFO Valid Mode
7	6	5		4	3	2	1	0

bit 0

Transmit FIFO Valid Mode.

When set, this bit causes a NAK response to a host read request from the transmit FIFO (EP4) unless the FIFO Valid bit (in register EP4STAT) is set. When this bit is cleared, any data waiting in the transmit FIFO will be sent in response to a host read request, and the FIFO Valid bit is ignored.

REG[4040h]		lt = 0Dh	n/a				Read/Write
15	14	13	12	11	10	9	8
n/a	USCMPEN	Reserved	Reserved	ISO	WAKEUP	Beserved	Reserved
7	6	5	4	3	2	1	0
bit 6	USC	CMPEN s bit controls t 0 = differen	inputs to the U he USB different tial input receiv tial input receiv	ntial input re ver disabled	ceiver.		
oits 5		erved. s bit must be s					
bits 4		erved. s bit must be s	et to 0.				
bit 3	and 0 =		ransfer mode	nous and bul	k transfer mode	es for the FIFC	9s (Endpoint 3
bit 2	This 0 =		t initiates a US emote wake-up		ke-up.		

bit 1	Reserved. This bit must be set to 0.
bit 0	Reserved. This bit must be set to 0.

Reserved REG[4042h]												
			n	/a								
15	14	13	12	11	10	9	8					
	n/a											
7	6	5	4	3	2	1	0					

Pin Input St REG[4044h]	atus / Pin Out Defai	put Data Re ult = depends	-	input pir	state			Read/Write
				n/a				
15	14	13	1	2	11	10	9	8
			n/a				USBDETECT Input Pin Status (read only)	USBPUP Output Pin Status
7	6	5	4		3	2	1	0

These bits can generate interrupts.

 bit 1 USBDETECT Input Pin Status This read-only bit indicates the status of the USBDETECT input pin after a steady-state period of 0.5 seconds.
 bit 0 USBPUP Output Pin Status

This bit controls the state of the USBPUP output pin.

This bit must be set to 1 to enable the USB interface and USB registers. See the *S1D13A05 Programming Notes and Examples*, document number X40-A-G-003-xx for further information on this bit.

Interrupt Cor REG[4046h]		Register 0 It = 00h					Read/Write
	n/a						
15	14	13	12	11	10	9	8
n/a	USB Host Connected	Reserved	Reserved	Reserved	Reserved	USBRESET	Reserved
7	6	5	4	3	2	1	0

These bits enable interrupts from the corresponding bit of the Interrupt Control Status/Clear Register 0.

0 =corresponding interrupt bit disabled (masked).

1 =corresponding interrupt bit enabled.

Interrupt Cor REG[4048h]		Register 1 It = 00h					Read/Write
	n/a						
15	14	13	12	11	10	9	8
n/a	USB Host Disconnect	Reserved	Device Configured	Reserved	Reserved	Reserved	INT
7	6	5	4	3	2	1	0

These bits enable interrupts from the corresponding bit of the Interrupt Control Status/Clear Register 1.

0 =corresponding interrupt bit disabled (masked).

1 = corresponding interrupt bit enabled.

Interrupt Control Status/Clear Register 0REG[404Ah]Default = 00hII							
	n/a						
15	14	13	12	11	10	9	8
n/a	USB Host Connected	Reserved	Reserved	Reserved	Reserved	USBRESET	Reserved
7	6	5	4	3	2	1	0

On reads, these bits represent the interrupt status for interrupts caused by low-to-high transitions on the corresponding signals.

0 (read) = no low-to-high event detected on the corresponding signal.

1 (read) = low-to-high event detected on the corresponding signal.

On writes, these bits clear the corresponding interrupt status bit.

0 (write) = corresponding interrupt status bit unchanged.

1 (write) = corresponding interrupt status bit cleared to zero.

These bits must always be cleared via a write to this register before first use. This will ensure that any changes on input pins during system initialization do not generate erroneous interrupts. The interrupt bits are used as follows.

bit 6	USB Host Connected Indicates the USB device is connected to a USB host.
bit 5	Reserved. Must be set to 0.
bit 4	Reserved. Must be set to 0.
bit 3	Reserved. Must be set to 0.
bit 2	Reserved. Must be set to 0.
bit 1	USBRESET Indicates the USB device is reset using the RESET# pin or using the USB port reset.

bit 0	Reserved.
	Must be set to 0.

REG[404Ch]	ntrol Status/C Defau	lt = 00h					Read/Write
			n/	a			
15	14	13	12	11	10	9	8
n/a	USB Host Disconnected	Reserved	Device Configured	Reserved	Reserved	Reserved	INT
7	6	5	4	3	2	1	0
	tran 0 (rd 1 (rd 0 f 0 (w 1 (w The ensu	sitions on the ead) = no high ead) = high-to- writes, these b vrite) = corresp vrite) = corresp vrite) = corresp se bits must al ure that any cha	ts represent the corresponding -to-low event c -low event dete its clear the cor- bonding interru bonding interru ways be cleare anges on input p errupt bits are	signals. letected on the octed on the co cresponding in pt status bit ur pt status bit ch d via a write to bins during sys	e correspondin rresponding si terrupt status h nchanged. eared to zero. this register tem initializati	g signal. ignal. bit. before first use	e. This will
oit 6		B Host Discon cates the USB	nected device is disco	onnected from	a USB host.		
oit 5		erved. st be set to 0.					
oit 4		vice Configure cates the USB	d. device has bee	en configured	by the USB ho	ost.	
oit 3		erved. st be set to 0.					
oit 2		erved. st be set to 0.					
pit 1		erved. st be set to 0.					
pit 0			upt request ori	ginating from	within the US	B registers (Rl	EG[4000h] to

Interrupt Cor REG[404Eh]	n trol Masked Defau	Status Regist It = 00h	er 0				Read Only	
	n/a							
15	14	13	12	11	10	9	8	
n/a	USB Host Connected	Reserved	Reserved	Reserved	Reserved	USBRESET	Reserved	
7	6	5	4	3	2	1	0	

These read-only bits represent the logical AND of the corresponding Interrupt Control Status/Clear Register 0 (REG[404Ah]) and the Interrupt Control Enable Register 0 (REG[4046h]).

Interrupt Control Masked Status Register 1REG[4050h]Default = 00h							
	n/a						
15	14	13	12	11	10	9	8
n/a	USB Host Disconnected	Reserved	Device Configured	Reserved	Reserved	Reserved	INT
7	6	5	4	3	2	1	0

These read-only bits represent the logical AND of the corresponding Interrupt Control Status/Clear Register 1 (REG[404Ch]) and the Interrupt Control Enable Register 1 (REG[4048h]).

USB Softwar REG[4052h]	-	ster Ilt = 00h					Write Only	
n/a								
15	14	13	12	11	10	9	8	
	USB Software Reset (Code = 10100100) bits 7-0							
7	6	5	4	3	2	1	0	

bits 7-0

USB Software Reset Bits [7:0] (Write Only)

When the specific code of 10100100b is written to these bits the USB module of the S1D13A05 is reset. Use of the above code avoids the possibility of accidently resetting the USB.

USB Wait Sta REG[4054h]		lt = 00h					Read/Write
n/a							
15	14	13	12	11	10	9	8
n/a				USB Wait State bits 1-0			
7	6	5	4	3	2	1	0

bits 1-0

USB Wait State Bits [1:0]

This register controls the number of wait states the S1D13A05 uses for its internal USB support. For all bus interfaces supported by the S1D13A05 **these bits must be set to 01**.

8.5 2D Acceleration (BitBLT) Registers (Offset = 8000h)

These registers control the S1D13A05 2D Acceleration engine. For detailed BitBLT programming instructions, see the *S1D13A05 Programming Notes and Examples*, document number X40A-G-003-xx.

BitBLT Control Regination Reginatio Regination Regination Regination Regination Reginati	i ster Default = 0000000h		Read/V	Vrite
	n/a F	Color Format Select	Dest Linear Select	Source Linear Select
31 30 29	28 27 26 25 24 23 22 21 20 19	18	17	16
	n/a			BitBLT Enable (WO)
15 14 13	12 11 10 9 8 7 6 5 4 3	2	1	0
bit 18 bit 17	 BitBLT Color Format Select This bit selects the color format that the 2D operation is applied to. When this bit = 0, 8 bpp (256 color) format is selected. When this bit = 1, 16 bpp (64K color) format is selected. BitBLT Destination Linear Select When this bit = 1, the Destination BitBLT is stored as a contiguous line memory. When this bit = 0, the Destination BitBLT is stored as a rectangular reg The BitBLT Memory Address Offset register (REG[8014h]) determine from the start of one line to the next line. 	gion of	f memo	•
bit 16	BitBLT Source Linear Select When this bit = 1, the Source BitBLT is stored as a contiguous linear b When this bit = 0, the Source BitBLT is stored as a rectangular region The BitBLT Memory Address Offset register (REG[8014h]) determine from the start of one line to the next line.	of mer	mory.	-
bit 0	BitBLT Enable This bit is write only. Setting this bit to 1 begins the 2D BitBLT operation. This bit must not BitBLT operation is in progress.	t be set	t to 0 w	hile a
	Note To determine the status of a BitBLT operation use the BitBLT Busy (REG[8004h] bit 0).	⁷ Status	s bit	

REG[8004h]	Default = 0000000h							Read	Only						
n/a	Number of Used FIFO Entries		n/a		Numb	FIFO Ent	FIFO Entries (0 means full)								
31 30 29	28 27 26 25 24	19	18	17	16 BitBLT										
	n/a FIFO Not Empty FIFO Full Status														
15 14 13	12 11 10 9 8	3	2	1	0										
bits 28-24	28-24 Number of Used FIFO Entries Bits [4:0] These bits indicate the minimum number of FIFO entries currently in use (there may be more values in internal pipeline stages).														
bits 20-16	Number of Free FIFO Entries Bits [4:0] These bits indicate the number of empty FIFO entries available. If these bits return a 0, the FIFO is full.														
bit 6	BitBLT FIFO Not-Empty Status This is a read-only status bit. When this bit = 0, the BitBLT F When this bit = 1, the BitBLT F To reduce system memory read read burst operation.	IFO is e iFO has	at least			this bi	t prior t	o a BitE	BLT						
	The following table shows the n status conditions.	umber o	of word	s availa	ble in I	BitBLT	FIFO ι	inder di	fferent						

BitBLT FIFO Full Status (REG[8004h] Bit 4)	BitBLT FIFO Half Full Status (REG[8004h] Bit 5)	BitBLT FIFO Not Empty Status (REG[8004h] Bit 6)	Number of Words available in BitBLT FIFO
0	0	0	0
0	0	1	1 to 6
0	1	1	7 to 14
1	1	1	15 to 16

Table 8-34.	BitBLT	FIFO	Words A	Available
-------------	--------	------	---------	-----------

bit 5	BitBLT FIFO Half Full Status This is a read-only status bit. When this bit = 1, the BitBLT FIFO is half full or greater than half full. When this bit = 0, the BitBLT FIFO is less than half full.
bit 4	BitBLT FIFO Full Status This is a read-only status bit. When this bit = 1, the BitBLT FIFO is full. When this bit = 0, the BitBLT FIFO is not full.

bit 0BitBLT Busy StatusThis bit is a read-only status bit.When this bit = 1, the BitBLT operation is in progress.When this bit = 0, the BitBLT operation is complete.

Note

During a BitBLT Read operation, the BitBLT engine does not attempt to keep the FIFO full. If the FIFO becomes full, the BitBLT operation stops temporarily as data is read out of the FIFO. The BitBLT will restart only when less than 14 values remain in the FIFO.

	BitBLT Command Register REG[8008h] Default = 0000000h Read/Write														
		Bi	BitBLT ROP Code bits 3-0												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						n/a						В	itBLT Ope	ration bits 3	-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 19-16

BitBLT Raster Operation Code/Color Expansion Bits [3:0] ROP Code for Write BitBLT and Move BitBLT. Bits 2-0 also specify the start bit position for Color Expansion.

BitBLT ROP Code Bits [3:0]	Boolean Function for Write BitBLT and Move BitBLT	Boolean Function for Pattern Fill	Start Bit Position for Color Expansion
0000	0 (Blackness)	0 (Blackness)	bit 0
0001	~S . ~D or ~(S + D)	~P . ~D or ~(P + D)	bit 1
0010	~S . D	~P . D	bit 2
0011	~S	~P	bit 3
0100	S . ~D	P . ~D	bit 4
0101	~D	~D	bit 5
0110	S ^ D	P ^ D	bit 6
0111	~S + ~D or ~(S . D)	~P + ~D or ~(P . D)	bit 7
1000	S.D	P . D	bit 0
1001	~(S ^ D)	~(P ^ D)	bit 1
1010	D	D	bit 2
1011	~S + D	~P + D	bit 3
1100	S	Р	bit 4
1101	S + ~D	P + ~D	bit 5
1110	S + D	P + D	bit 6
1111	1 (Whiteness)	1 (Whiteness)	bit 7

Table 8-35 : BitBLT ROP Code/Color Expansion Function Selection

Note

S = Source, D = Destination, P = Pattern.

~ = NOT, . = Logical AND, + = Logical OR, ^ = Logical XOR

bits 3-0BitBLT Operation Bits [3:0]Specifies the 2D Operation to be carried out based on the following table.

BitBLT Operation Bits [3:0]	BitBLT Operation
0000	Write BitBLT with ROP.
0001	Read BitBLT.
0010	Move BitBLT in positive direction with ROP.
0011	Move BitBLT in negative direction with ROP.
0100	Transparent Write BitBLT.
0101	Transparent Move BitBLT in positive direction.
0110	Pattern Fill with ROP.
0111	Pattern Fill with transparency.
1000	Color Expansion.
1001	Color Expansion with transparency.
1010	Move BitBLT with Color Expansion.
1011	Move BitBLT with Color Expansion and transparency.
1100	Solid Fill.
Other combinations	Reserved

Table 8-36 : BitBLT Operation Selection

	BitBLT Source Start Address Register REG[800Ch] Default = 0000000h Read/Write														
	n/a BitBLT Source Start Address														
31	31 30 29 28 27 26 25 24 23 22 21 20													17	16
						BitBLT	Source Sta	rt Address	bits 15-0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 20-0

BitBLT Source Start Address Bits [20:0]

A 21-bit register that specifies the source start address for the BitBLT operation. If data is sourced from the CPU, then bit 0 is used for byte alignment within a 16-bit word and the other address bits are ignored. In pattern fill operation, the BitBLT Source Start Address is defined by the following equation.

Value programmed to the Source Start Address Register = Pattern Base Address + Pattern Line Offset + Pixel Offset.

The following table shows how Source Start Address Register is defined for 8 and 16 bpp color depths.

<i>Table</i> 8-37 :	BitBLT Source Start Address Selection
---------------------	---------------------------------------

Color Format	Pattern Base Address[20:0]	Pattern Line Offset[2:0]	Pixel Offset[3:0]
8 bpp	BitBLT Source Start Address[20:6]	BitBLT Source Start Address[5:3]	BitBLT Source Start Address[2:0]
16 bpp	BitBLT Source Start Address[20:7]	BitBLT Source Start Address[6:4]	BitBLT Source Start Address[3:0]

Note

For further information on the BitBLT Source Start Address register, see the *S1D13A05 Programming Notes and Examples*, document number X40A-G-003-xx.

	BitBLT Destination Start Address Register REG[8010h] Default = 0000000h Read/Write														
	n/a BitBLT Destination Start Address bits 20-16														
31	30	29	28	21	20	19	18	17	16						
						BitBLT De	stination S	Start Addre	ss bits 15	-0					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 20-0

BitBLT Destination Start Address Bits [20:0]

A 21-bit register that specifies the destination start address for the BitBLT operation.

BitBLT Memory Address Offset RegisterREG[8014h]Default = 0000000hRead/Write																	
n/a																	
31	30	29	28	27	26		25	24	2	3	22	21	20	19	18	17	16
		n/a								BitBL	T Memor	y Address	Offset bits	s 10-0			
15	14	13	12	11	10		9	8	7	7	6	5	4	3	2	1	0

bits 10-0

BitBLT Memory Address Offset Bits [10:0]

These bits are the display's 11-bit address offset from the starting word of line n to the starting word of line n + 1. They are used only for address calculation when the BitBLT is configured as a rectangular region of memory. They are not used for the displays.

BitBLT Width RegisterREG[8018h]Default = 00000000	Dh Read/Write
	n/a
31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16
n/a	BitBLT Width bits 9-0
15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0

bits 9-0

BitBLT Width Bits [9:0]

A 10-bit register that specifies the BitBLT width in pixels - 1.

BitBLT width in pixels = (REG[8018h] bits 9-0) + 1

BitBl	BitBLT Height Register															
REG[[801Cł	n]	De	efaul	t = 000	100000	ו								Read/\	Nrite
									n/a							
31	30	29	2	28	27	26	25	24	23	22	21	20	19	18	17	16
			n/a								BitBLT He	ight bits 9-	-0			
15	14	13	1	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 9-0

BitBLT Height Bits [9:0]

A 10-bit register that specifies the BitBLT height in lines - 1.

BitBLT height in lines = (REG[801Ch] bits 9-0) + 1

BitBL REG[8		groun	d Color Defau	-	ter 0000001	ı								Read/\	Nrite
	n/a														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						BitBLT	Backgrou	Ind Color I	oits 15-0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 15-0

BitBLT Background Color Bits [15:0]

This register specifies the BitBLT background color for Color Expansion or key color for Transparent BitBLT. For 16 bpp color depths (REG[8000h] bit 18 = 1), bits 15-0 are used. For 8 bpp color depths (REG[8000h] bit 18 = 0), bits 7-0 are used.

	T Fore 3024h]	ground	l Color Defau	-	t er 2000001	า								Read/V	Vrite
	n/a														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						BitBL	Foregrou	ind Color b	oits 15-0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 15-0

BitBLT Foreground Color Bits [15:0]

This register specifies the BitBLT foreground color for Color Expansion or Solid Fill. For 16 bpp color depths (REG[8000h] bit 18 = 1), bits 15-0 are used. For 8 bpp color depths (REG[8000h] bit 18 = 0), bits 7-0 are used.

8.6 2D Accelerator (BitBLT) Data Register Descriptions

The 2D Accelerator (BitBLT) data registers decode AB15-AB0 and require AB16 = 1. The BitBLT data registers are 32-bit wide. Byte access to the BitBLT data registers is not allowed.

			•			mory N n addre		d Regio	n Regi	ster					Read/	Write
	BitBLT Data bits 31-16															
31	30		29	28	27	26	25	24	23	22	21	20	19	18	17	16
								BitBLT Da	ta bits 15-0)						
15	14		13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 15-0 BitBLT Data Bits [15:0] This register specifies the BitBLT data. This register is loosely decoded from 10000h to 1FFFEh.

9 2D Accelerator (BitBLT) Engine

9.1 Overview

The S1D13A05 is designed with a built-in 2D BitBLT engine which increases the performance of Bit Block Transfers (BitBLT). It supports 8 and 16 bit-per-pixel color depths.

The BitBLT engine supports rectangular and linear addressing modes for source and destination in a positive direction for all BitBLT operations except the move BitBLT which also supports in a negative direction.

The BitBLT operations support byte alignment of all types. The BitBLT engine has a dedicated BitBLT IO access space. This allows the BitBLT engine to support simultaneous BitBLT and host side operations.

9.2 BitBLT Operations

The S1D13A05 2D BitBLT engine supports the following BitBLTs. For detailed information on using the individual BitBLT operations, refer to the S1D13A05 Programming Notes and Examples, document number X40A-G-003-xx.

- Write BitBLT.
- Move BitBLT.
- Solid Fill BitBLT.
- Pattern Fill BitBLT.
- Transparent Write BitBLT.
- Transparent Move BitBLT.
- Read BitBLT.
- Color Expansion BitBLT.
- Move BitBLT with Color Expansion.

Note

For details on the BitBLT registers, see Section 8.5, "2D Acceleration (BitBLT) Registers (Offset = 8000h)" on page 153.

10 Frame Rate Calculation

The following formula is used to calculate the display frame rate.

FrameRate =
$$\frac{f_{PCLK}}{(HT) \times (VT)}$$

Where:

f _{PCLK}	= PClk frequency (Hz)
HT	= Horizontal Total = ((REG[20h] bits 6-0) + 1) x 8 Pixels
VT	= Vertical Total

= ((REG[30h] bits 9-0) + 1) Lines

11 Display Data Formats



Figure 11-1: 4/8/16 Bit-Per-Pixel Display Data Memory Organization

Note

1. The Host-to-Display mapping shown here is for a little endian system.

2. For 16 bpp format, R_n , G_n , B_n represent the red, green, and blue color components.

12 Look-Up Table Architecture

The following figures are intended to show the display data output path only.

Note

When Video Data Invert is enabled the video data is inverted after the Look-Up Table.

12.1 Monochrome Modes

The green Look-Up Table (LUT) is used for all monochrome modes.



Figure 12-1: 1 Bit-per-pixel Monochrome Mode Data Output Path

2 Bit-per-pixel Monochrome Mode



Figure 12-2: 2 Bit-per-pixel Monochrome Mode Data Output Path

4 Bit-per-pixel Monochrome Mode



Figure 12-3: 4 Bit-per-pixel Monochrome Mode Data Output Path



8 Bit-per-pixel Monochrome Mode

Figure 12-4: 8 Bit-per-pixel Monochrome Mode Data Output Path

16 Bit-Per-Pixel Monochrome Mode

The LUT is bypassed and the green data is directly mapped for this color depth– "Display Data Formats" on page 163..

12.2 Color Modes

1 Bit-Per-Pixel Color



Figure 12-5: 1 Bit-Per-Pixel Color Mode Data Output Path

2 Bit-Per-Pixel Color



Figure 12-6: 2 Bit-Per-Pixel Color Mode Data Output Path

4 Bit-Per-Pixel Color



Figure 12-7: 4 Bit-Per-Pixel Color Mode Data Output Path

8 Bit-per-pixel Color Mode



Figure 12-8: 8 Bit-per-pixel Color Mode Data Output Path

16 Bit-Per-Pixel Color Mode

The LUT is bypassed and the color data is directly mapped for this color depth– "Display Data Formats" on page 163.

13 SwivelView[™]

13.1 Concept

Most computer displays are refreshed in landscape orientation – from left to right and top to bottom. Computer images are stored in the same manner. SwivelViewTM is designed to rotate the displayed image on an LCD by 90°, 180°, or 270° in a counter-clockwise direction. The rotation is done in hardware and is transparent to the user for all display buffer reads and writes. By processing the rotation in hardware, SwivelViewTM offers a performance advantage over software rotation of the displayed image.

The image is not actually rotated in the display buffer since there is no address translation during CPU read/write. The image is rotated during display refresh.

13.2 90° SwivelView™

90° SwivelViewTM requires the Memory Clock (MCLK) to be at least 1.25 times the frequency of the Pixel Clock (PCLK), i.e. MCLK \geq 1.25PCLK.

The following figure shows how the programmer sees a 320x480 portrait image and how the image is being displayed. The application image is written to the S1D13A05 in the following sense: A–B–C–D. The display is refreshed by the S1D13A05 in the following sense: B-D-A-C.



Figure 13-1: Relationship Between The Screen Image and the Image Refreshed in 90° SwivelView.

13.2.1 Register Programming

Enable 90° SwivelViewTM Mode

Set SwivelView[™] Mode Select bits (REG[10h] bits 17:16) to 01.

Display Start Address

The display refresh circuitry starts at pixel "B", therefore the Main Window Display Start Address register (REG[40h]) must be programmed with the address of pixel "B". To calculate the value of the address of pixel "B" use the following formula (assumes 8 bpp color depth).

REG[40h] bits 16:0 = ((image address + (panel height x bpp \div 8)) \div 4) - 1 = ((0 + (320 pixels x 8 bpp \div 8)) \div 4) -1 = 79 (4Fh)

Line Address Offset

The Main Window Line Address Offset register (REG[44h]) is based on the display width and programmed using the following formula.

REG[44h] bits 9:0 = display width in pixels \div (32 \div bpp) = 320 pixels \div 32 \div 8 bpp = 80 (50h)

13.3 180° SwivelView™

The following figure shows how the programmer sees a 480x320 landscape image and how the image is being displayed. The application image is written to the S1D13A05 in the following sense: A–B–C–D. The display is refreshed by the S1D13A05 in the following sense: D-C-B-A.



Figure 13-2: Relationship Between The Screen Image and the Image Refreshed in 180° SwivelView.

13.3.1 Register Programming

Enable 180° SwivelViewTM Mode

Set SwivelView[™] Mode Select bits (REG[10h] bits 17:16) to 10.

Display Start Address

The display refresh circuitry starts at pixel "D", therefore the Main Window Display Start Address register (REG[40h]) must be programmed with the address of pixel "D". To calculate the value of the address of pixel "D" use the following formula (assumes 8 bpp color depth).

REG[40h] bits 16:0

- = ((image address + (offset x (panel height 1) + panel width) x bpp \div 8) \div 4) 1
- = ((0 + (480 pixels x 319 pixels + 480 pixels) x 8 bpp \div 8) \div 4) 1

= 38399 (95FFh)

Line Address Offset

The Main Window Line Address Offset register (REG[44h]) is based on the display width and programmed using the following formula.

REG[44h] bits 9:0 = display width in pixels \div (32 \div bpp) = 480 pixels \div 32 \div 8 bpp = 120 (78h)

13.4 270° SwivelView™

270° SwivelViewTM requires the Memory Clock (MCLK) to be at least 1.25 times the frequency of the Pixel Clock (PCLK), i.e. MCLK \geq 1.25PCLK.

The following figure shows how the programmer sees a 320x480 portrait image and how the image is being displayed. The application image is written to the S1D13A05 in the following sense: A–B–C–D. The display is refreshed by the S1D13A05 in the following sense: C-A-D-B.



Figure 13-3: Relationship Between The Screen Image and the Image Refreshed in 270° SwivelView.

13.4.1 Register Programming

Enable 270° SwivelViewTM Mode

Set SwivelViewTM Mode Select bits (REG[10h] bits 17:16) to 11.

Display Start Address

The display refresh circuitry starts at pixel "C", therefore the Main Window Display Start Address register (REG[40h]) must be programmed with the address of pixel "C". To calculate the value of the address of pixel "C" use the following formula (assumes 8 bpp color depth).

REG[40h] bits 16:0 = (image address + ((panel width - 1) x offset x bpp \div 8) \div 4) = (0 + ((480 pixels - 1) x 320 pixels x 8 bpp \div 8) \div 4) = 38320 (95B0h)

Line Address Offset

The Main Window Line Address Offset register (REG[44h]) is based on the display width and programmed using the following formula.

REG[44h] bits 9:0 = display width in pixels \div (32 \div bpp) = 320 pixels \div 32 \div 8 bpp = 80 (50h)

14 Picture-in-Picture Plus (PIP⁺)

14.1 Concept

Picture-in-Picture Plus (PIP⁺) enables a secondary window (or PIP⁺ window) within the main display window. The PIP⁺ window may be positioned anywhere within the virtual display and is controlled through the PIP⁺ Window control registers (REG[50h] through REG[5Ch]). The PIP⁺ window retains the same color depth and SwivelView orientation as the main window.

The following diagram shows an example of a PIP⁺ window within a main window and the registers used to position it.



Figure 14-1: Picture-in-Picture Plus with SwivelView disabled

14.2 With SwivelView Enabled

14.2.1 SwivelView 90°



Figure 14-2: Picture-in-Picture Plus with SwivelView 90° enabled

14.2.2 SwivelView 180°



Figure 14-3: Picture-in-Picture Plus with SwivelView 180° enabled

14.2.3 SwivelView 270°



Figure 14-4: Picture-in-Picture Plus with SwivelView 270° enabled

15 Power Save Mode

A software initiated Power Save Mode is incorporated into the S1D13A05 to accommodate the need for power reduction in the hand-held devices market. This mode is enable via the Power Save Mode Enable bit (REG[14h] bit 4).

Software Power Save Mode saves power by powering down the control signals and stopping display refresh accesses to the display buffer. For programming information on disabling the clocks, see the *S1D13A05 Programming Notes and Examples*, document number X40A-G-003-xx.

	Software Power Save	Normal
IO Access Possible?	Yes	Yes
Memory Access Possible?	Yes ¹	Yes
Look-Up Table Registers Access Possible?	Yes	Yes
Display Active?	No	Yes
LCD I/F Outputs	Forced Low	Active
PWMCLK	Stopped	Active
GPIO Pins configured for HR-TFT	Forced Low	Active
GPIO Pins configured as GPIOs; Access Possible?	Yes ²	Yes
USB Running?	Yes ³	Yes

Table 15-1:	Power Save	Mode	Function	Summary
10010 15 1.	I Ower bare	moue	1 111011011	Summery

Note

¹ When power save mode is enabled, the memory controller is powered down and the status of the memory controller is indicated by the Memory Controller Power Save Status bit (REG[14h] bit 6). However, memory reads/writes are possible during power save mode because the S1D13A05 dynamically enables the memory controller for display buffer accesses.

 2 GPIOs can be accessed and if configured as outputs can be changed.

³ The power-down state of the USB section is controlled by the USBClk Enable bit (REG[4000h] bit 7).

After reset, the S1D13A05 is always in Power Save Mode. Software must initialize the chip (i.e. programs all registers) and then clear the Power Save Mode Enable bit.

16 USB Considerations

16.1 USB Oscillator Circuit

The following circuit provides an example implementation for using an external oscillator to drive USBCLK.



Figure 16-1: USB Oscillator Example Circuit

The following values are recommended for a 48MHz fundamental mode oscillator. If an oscillator of a different value is used, the capacitive and resistive values must be adjusted accordingly.

Symbol	Value
R _f	1ΜΩ
R _d	470Ω
Cg	12pF
C _d	12pF

Table 16-1: Resistance and Capacitance Values for Example Circuit

17 Mechanical Data



Figure 17-1: Mechanical Data PFBGA 121-pin Package

18 References

The following documents contain additional information related to the S1D13A05. Document numbers are listed in parenthesis after the document name. All documents can be found at the Epson Research and Development Website at **www.erd.epson.com**.

- S1D13A05 Product Brief (X40A-C-001-xx)
- S1D13A05 Programming Notes And Examples (X40A-G-003-xx)
- S1D13A05 Register Summary (X40A-R-001-xx)
- Interfacing to the Toshiba TMPR3905/3912 Microprocessor (X40A-G-002-xx)
- Interfacing to the PC Card Bus (X40A-G-005-xx)
- S1D13A05 Power Consumption (X40A-G-006-xx)
- Interfacing to the Freescale MCF5307 "Coldfire" Microprocessor (X40A-G-010-xx)
- S1D13A05 Wind River WindML v2.0 Display Drivers (X40A-E-003-xx)
- S5U13A05B00C Rev. 1.0 Evaluation Board User Manual (X40A-G-004-xx)
- 13A05CFG Configuration Utility Users Manual (X40A-B-001-xx)
- 13A05PLAY Diagnostic Utility Users Manual (X40A-B-002-xx)
- 13A05VIEW Demonstration Utility Users Manual (X40A-B-003-xx)
- S5U13A05P00C100 Evaluation Board User Manual (X40A-G-014-xx)
- Errata No. X00Z-P-001 (X00Z-P-001-xx)

19 Sales and Technical Support

AMERICA

EPSON ELECTRONICS AMERICA, INC.

214 Devcon Drive San Jose, CA 95112,USA Phone: +1-800-228-3964 FAX: +1-408-922-0238

EUROPE

EPSON EUROPE ELECTRONICS GmbH

Riesstrasse 15, 80992 Munich, GERMANY Phone: +49-89-14005-0 FAX: +49-89-14005-110

ASIA

EPSON (CHINA) CO., LTD. 7F, Jinbao Bldg., No.89 Jinbao St., Dongcheng District, Beijing 100005, CHINA Phone: +86-10-8522-1199 FAX: +86-10-8522-1125

SHANGHAI BRANCH

7F, Block B, High-Tech Bldg., 900, Yishan Road, Shanghai 200233, CHINA Phone: +86-21-5423-5577 FAX: +86-21-5423-4677

SHENZHEN BRANCH

12F, Dawning Mansion, Keji South 12th Road, Hi-Tech Park, Shenzhen 518057, CHINA Phone: +86-755-2699-3828 FAX: +86-755-2699-3838

EPSON HONG KONG LTD.

Unit 715-723, 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong Phone: +852-2585-4600 FAX: +852-2827-4346

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No. 7, Song Ren Road, Taipei 110, TAIWAN Phone: +886-2-8786-6688 FAX: +886-2-8786-6660

EPSON SINGAPORE PTE., LTD.

 1 HarbourFront Place,

 #03-02 HarbourFront Tower One, Singapore 098633

 Phone: +65-6586-5500
 FAX: +65-6271-3182

SEIKO EPSON CORP.

 KOREA OFFICE

 5F, KLI 63 Bldg., 60 Yoido-dong

 Youngdeungpo-Ku, Seoul, 150-763, KOREA

 Phone: +82-2-784-6027
 FAX: +82-2-767-3677

SEIKO EPSON CORP. MICRODEVICES OPERATIONS DIVISION

Device Sales & Marketing Dept.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 FAX: +81-42-587-5117

Change Record

X40A-A-001-07	Revision 7.7- Issued: February 27, 2012
	globally remove QFP5-128 package
	• section 2.9, remove QFP package to features
	• section 4.1.2, remove QFP package pin diagram
	• section 4.2, remove QFP package pin descriptions
	• section 18, remove QFP package mechanical drawing
X40A-A-001-07	Revision 7.6 - Issued: December 18, 2008
	• all changes from the previous revision are in Red
	 section 19, updated Sales and Technical Support addresses
X40A-A-001-07	Revision 7.5 - Issued: February 13, 2008
	• all changes from the previous revision are in Red
	• Release as revision 7.5 to align with Japan numbering
	 section 18 References - remove references to obsolete application notes and change "Interfacing to the Motorola MCF5307" to "Interfacing to the Freescale MCF5307"
X40A-A-001-07	Revision 7.04 - Released: September 17, 2007
	• all changes from the previous revision are in Red
	• section 18, updated Refereces
	 section 19, updated Sales and Technical Support addresses
X40A-A-001-07	Revision 7.03 - Released: June 13, 2007
	• all changes from the previous revision are in Red
	• section 4.2.1, corrected the PFBGA Pin# listing for the DB[15:0] pin description
X40A-A-001-07	Revision 7.02 - Released: February 01, 2007
	• all changes from the previous revision are in Red
	 section 6.5, changed formula for VPS from "REG[002Ch] bits 9-0" to "REG[003Ch] bits 9-0"
	 section 6.5.1, changed formula for VPS from "REG[002Ch] bits 9-0" to "REG[003Ch] bits 9-0"
X40A-A-001-07	Revision 7.01, Released: October 3, 2006
	• all changes from the previous revision are in Red
	• REG[04h] bit 0 - remove reference to CNF7

	 section 19 Sales and Technical Support - update the addresses for North America and Singapore 					
X40A-A-001-07	Revision 7, Released: July 7, 2006					
	• all changes from the previous revision are in Red					
	• add section 6.2 RESET# Timing					
X40A-A-001-06	Revision 6.01					
	 section 3.1, figure 3-1, changed System Diagram for Generic #1 so that BS# pin is connected to IOVDD instead of VSS (GND) 					
	• section 4.2.1, table 4-2, changed BS# pin description for Generic #1 so that BS# pin is connected to IOVDD instead of VSS (GND)					
	• REG[10h] bits 4-0, updated the Bits-Per-Pixel bit description and clarified the color depth table					
X40A-A-001-06	Revision 6.0					
	• released as revision 6.0					
X40A-A-001-05	Revision 5.01					
	• section 2.9, added QFP package to features					
	• section 4.1.2, added QFP package pin diagram					
	• section 4.2, added QFP package pin descriptions					
	• section 18, added QFP package mechanical drawing					
X40A-A-001-05	Revision 5.0					
	• released as revision 5.0					
X40A-A-001-04	Revision 4.01					
	• section 4.2.2, for DRDY pin description, removed description for HR-TFT (not used)					