PD-95673A

I_D

10A

International **tor** Rectifier

IRF8910PbF

R_{DS(on)} max

 $13.4m\Omega@V_{GS} = 10V$

HEXFET[®] Power MOSFET

Applications

- Dual SO-8 MOSFET for POL converters in desktop, servers, graphics cards, game consoles and set-top box
- Lead-Free

Benefits

- Very Low R_{DS(on)} at 4.5V V_{GS}
- Ultra-Low Gate Impedance
- Fully Characterized Avalanche Voltage and Current
- 20V V_{GS} Max. Gate Rating





Absolute Maximum Ratings

	Parameter	Max.	Units
V _{DS}	Drain-to-Source Voltage	20	V
V _{GS}	Gate-to-Source Voltage	± 20	
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V	10	
I _D @ T _A = 70°C	Continuous Drain Current, V _{GS} @ 10V	8.3	A
I _{DM}	Pulsed Drain Current ①	82	
$P_{D} @T_{A} = 25^{\circ}C$	Power Dissipation	2.0	W
$P_{D} @ T_{A} = 70^{\circ}C$	Power Dissipation	1.3	
	Linear Derating Factor	0.016	W/°C
Т _Ј	Operating Junction and	-55 to + 150	°C
T _{STG}	Storage Temperature Range		

V_{DSS}

20V

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JL}$	Junction-to-Drain Lead		42	°C/W
R _{0JA}	Junction-to-Ambient @S		62.5	

Notes ① through ⑤ are on page 10 www.irf.com

International **TOR** Rectifier

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	20			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.015		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		10.7	13.4	mΩ	V _{GS} = 10V, I _D = 10A ③
			14.6	18.3		V _{GS} = 4.5V, I _D = 8.0A ③
V _{GS(th)}	Gate Threshold Voltage	1.65		2.55	V	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$
$\Delta V_{GS(th)} / \Delta T_J$	Gate Threshold Voltage Coefficient		-4.8		mV/°C	1
I _{DSS}	Drain-to-Source Leakage Current			1.0	μA	$V_{DS} = 16V, V_{GS} = 0V$
				150		$V_{DS} = 16V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -20V
gfs	Forward Transconductance	24			S	$V_{DS} = 10V, I_{D} = 8.2A$
Qg	Total Gate Charge		7.4	11		
Q _{gs1}	Pre-Vth Gate-to-Source Charge		2.4			$V_{DS} = 10V$
Q _{gs2}	Post-Vth Gate-to-Source Charge		0.80		nC	$V_{GS} = 4.5V$
Q _{gd}	Gate-to-Drain Charge		2.5			I _D = 8.2A
Q _{godr}	Gate Charge Overdrive		1.7			See Fig. 6
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})		3.3			
Q _{oss}	Output Charge		4.4		nC	$V_{DS} = 10V, V_{GS} = 0V$
t _{d(on)}	Turn-On Delay Time		6.2			$V_{DD} = 10V, V_{GS} = 4.5V$
t _r	Rise Time		10		ns	I _D = 8.2A
t _{d(off)}	Turn-Off Delay Time		9.7			Clamped Inductive Load
t _f	Fall Time		4.1		1	
C _{iss}	Input Capacitance		960			$V_{GS} = 0V$
C _{oss}	Output Capacitance		300		pF	V _{DS} = 10V
C _{rss}	Reverse Transfer Capacitance		160			f = 1.0MHz
Avalanch	e Characteristics					•

Static @ $T_J = 25^{\circ}C$ (unless otherwise specified)

	Parameter	Тур.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy ②		19	mJ
I _{AR}	Avalanche Current ①		8.2	А

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current			2.5		MOSFET symbol
	(Body Diode)				А	showing the
I _{SM}	Pulsed Source Current	I		82		integral reverse
	(Body Diode) ①					p-n junction diode.
V _{SD}	Diode Forward Voltage			1.0	V	T_J = 25°C, I_S = 8.2A, V_{GS} = 0V $\ensuremath{}$
t _{rr}	Reverse Recovery Time		17	26	ns	$T_J = 25^{\circ}C, I_F = 8.2A, V_{DD} = 10V$
Q _{rr}	Reverse Recovery Charge		6.5	9.7	nC	di/dt = 100A/µs ③



International

Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. Typical Transfer Characteristics



International





Fig 8. Maximum Safe Operating Area





Fig 10. Threshold Voltage vs. Temperature



Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

International





Fig 12. On-Resistance vs. Gate Voltage



Fig 14. Unclamped Inductive Test Circuit and Waveform



Fig 16. Switching Time Test Circuit



Fig 13. Maximum Avalanche Energy vs. Drain Current



Fig 15. Gate Charge Test Circuit



Fig 17. Switching Time Waveforms www.irf.com

International **ISPR** Rectifier



Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET[®] Power MOSFETs



Fig 16. Gate Charge Waveform

Power MOSFET Selection for Non-Isolated DC/DC Converters

Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the $R_{ds(on)}$ of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right) + \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) + \left(Q_{g} \times V_{g} \times f\right) + \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right)$$

This simplified loss equation includes the terms $\rm Q_{gs2}$ and $\rm Q_{oss}$ which are new to Power MOSFET data sheets.

 Q_{gs2} is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements, Q_{gs1} and Q_{gs2} , can be seen from Fig 16.

 Q_{gs2} indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to I_{dmax} at which time the drain voltage begins to change. Minimizing Q_{gs2} is a critical factor in reducing switching losses in Q1.

 Q_{oss} is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how Q_{oss} is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's C_{ds} and C_{dg} when multiplied by the power supply input buss voltage.

Synchronous FET

The power loss equation for Q2 is approximated by;

$$P_{loss} = P_{conduction} + P_{drive} + P_{output}^{*}$$

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right)$$

$$+ \left(Q_{g} \times V_{g} \times f\right)$$

$$+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right)$$

*dissipated primarily in Q1.

For the synchronous MOSFET Q2, $R_{ds(on)}$ is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge Q_{oss} and reverse recovery charge Q_{rr} both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and V_{in} . As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current . The ratio of Q_{gd}/Q_{gs1} must be minimized to reduce the potential for Cdv/dt turn on.



Figure A: Q_{oss} Characteristic

SO-8 Package Outline(Mosfet & Fetky)

Dimensions are shown in milimeters (inches)





DIM	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	.0532	.0688	1.35	1.75	
A1	.0040	.0098	0.10	0.25	
b	.013	.020	0.33	0.51	
С	.0075	.0098	0.19	0.25	
D	.189	.1968	4.80	5.00	
Е	.1497	.1574	3.80	4.00	
е	.050 B/	∖sic	1.27 BASIC		
e1	.025 B/	∖sic	0.635 BASIC		
Н	.2284	.2440	5.80	6.20	
К	.0099	.0196	0.25	0.50	
L	.016	.050	0.40	1.27	
у	0°	8"	0°	8°	



NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.

2. CONTROLLING DIMENSION: MILLIMETER

3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.

DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS
 MOLD PROTRUSIONS NOT TO EXCEED 015 L005

MOLD PROTRUSIONS NOT TO EXCEED 0.15 [.006].

(6) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.01 0]

MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.010]. DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.



SO-8 Part Marking Information





Note: For the most current drawing please refer to IR website at: <u>http://www.irf.com/package/</u> www.irf.com

International TOR Rectifier

SO-8 Tape and Reel

Dimensions are shown in milimeters (inches)



NOTES:

CONTROLLING DIMENSION : MILLIMETER.
 ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
 OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES : 1. CONTROLLING DIMENSION : MILLIMETER. 2. OUTLINE CONFORMS TO EIA-481 & EIA-541

Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/ Notes:

① Repetitive rating; pulse width limited by max. junction temperature.

- ② Starting T_J = 25°C, L = 0.57mH, R_G = 25Ω, I_{AS} = 8.2A.
- ③ Pulse width \leq 400µs; duty cycle \leq 2%.

④ When mounted on 1 inch square copper board.

 $\$ R₀ is measured at T_J of approximately 90°C.

Data and specifications subject to change without notice. This product has been designed and qualified for the Consumer market. Qualification Standards can be found on IR's Web site.

> International **ICR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information. 07/2008 www.irf.com

10