

2.5V PROGRAMMABLE SKEW PLL CLOCK DRIVER TERACLOCK™

IDT5T9010

Product Discontinuance Notice – Last Time Buy Expires on (2/24/2014)

FFATURFS:

- 2.5 VDD
- · 5 pairs of programmable skew outputs
- Low skew: 50ps same pair, 100ps all outputs
- Selectable positive or negative edge synchronization
- Tolerant of spread spectrum input clock
- Synchronous output enable
- Selectable reference input ٠
- Input frequency: 4.17MHz to 250MHz
- Output frequency: 12.5MHz to 250MHz
- 1.8V / 2.5V LVTTL: up to 250MHz
- HSTL / eHSTL: up to 250MHz •
- · Hot insertable and over-voltage tolerant inputs
- 3-level inputs for skew control
- 3-level inputs for selectable interface
- 3-level inputs for divide selection multiply/divide ratios of (1-6, 8, 10, 12) / (2, 4)
- Selectable HSTL, eHSTL, 1.8V/2.5V LVTTL, or LVEPECL input interface
- Selectable differential or single-ended inputs and ten singleended outputs
- PLL bypass for DC testing
- External differential feedback, internal loop filter ٠
- Low Jitter: <75ps cycle-to-cycle
- Power-down mode
- Lock indicator
- Available in BGA package

FUNCTIONAL BLOCK DIAGRAM

DESCRIPTION:

The IDT5T9010 is a 2.5V PLL clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The IDT5T9010 has ten programmable skew outputs in five banks of two, plus a dedicated differential feedback. Skew is controlled by 3-level input signals that may be hard-wired to appropriate high-mid-low levels. The redundant input capability allows for a smooth change over to a secondary clock source when the primary clock source is absent.

The feedback bank allows divide-by-functionality from 1 to 12 through the use of the DS[1:0] inputs. This provides the user with frequency multiplication 1 to 12 without using divided outputs for feedback. Each output bank also allows for a divide-by-functionality of 2 or 4.

The IDT5T9010 features a user-selectable, single-ended or differential input to ten single-ended outputs. The clock driver also acts as a translator from a differential HSTL, eHSTL, 1.8V/2.5V LVTTL, LVEPECL, or single-ended 1.8V/2.5V LVTTL input to HSTL, eHSTL, or 1.8V/2.5V LVTTL outputs. Selectable interface is controlled by 3-level input signals that may be hard-wired to appropriate high-mid-low levels. The outputs can be synchronously enabled/disabled.

Furthermore, when PE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When PE is held low, all the outputs are synchronized with the negative edge of REF.



MAY 2013

PINCONFIGURATION

	1	2	3	4	5	6	7	8	9	10	11	12	
A	Vdd	1F2	1sOE	1 Q 0	1Q1	GND	GND	2Q1	2Q0	2sOE	2F2	Vddq	А
В	Vdd	Vdd	Vdd	1Fo	1F1	GND	GND	2F1	2Fo	Vddq	Vddq	3F2	В
С	OMODE	Vdd	Vdd	Vdd	GND	GND	GND	GND	Vddq	Vddq	Vddq	3sOE	С
D	REF_ SEL	Vdd	Vdd	Vdd	GND	GND	GND	GND	Vddq	Vddq	3Fo	3Q0	D
Е	REF1	REF1 /Vref1	NC	Vdd	GND	GND	GND	GND	Vddq	Vddq	3F1	3Q1	Е
F	REF0	REF0 /Vref0	Vdd	Vdd	GND	GND	GND	GND	Vddq	Vddq	Vddq	Vddq	F
G	FB	FB /Vref2	Vdd	Vdd	GND	GND	GND	GND	Vddq	Vddq	Vddq	Vddq	G
н	PD	P <u>LL</u> _ EN	PE	Vdd	GND	GND	GND	GND	Vddq	Vddq	4F1	4Q1	н
J	RxS	TxS	Vdd	Vdd	GND	GND	GND	GND	Vddq	Vddq	4Fo	4Q0	J
К	LOCK	Vdd	Vdd	Vdd	GND	GND	GND	GND	Vddq	Vddq	Vddq	4sOE	К
L	Vdd	Vdd	FS	FBF0	FBF1	GND	GND	5F1	5F0	Vddq	Vddq	4F2	L
Μ	DS1	DS0	FBF2	QFB	QFB	GND	GND	5Q1	5Q0	5sOE	5F2	Vddq	Μ
	1	2	3	4	5	6	7	8	9	10	11	12	

INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VDDQ, VDD	Power Supply Voltage ⁽²⁾	-0.5 to +3.6	V
VI	Input Voltage	-0.5 to +3.6	V
Vo	Output Voltage	-0.5 to VDDQ +0.5	V
Vref	Reference Voltage ⁽³⁾	-0.5 to +3.6	V
TJ	Junction Temperature	150	°C
Tstg	Storage Temperature	–65 to +165	°C

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VDDQ and VDD internally operate independently. No power sequencing requirements need to be met.

3. Not to exceed 3.6V.

RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Тур.	Max.	Unit
TA	Ambient Operating Temperature	-40	+25	+85	°C
VDD ⁽¹⁾	Internal Power Supply Voltage	2.3	2.5	2.7	V
	HSTL Output Power Supply Voltage	1.4	1.5	1.6	V
VDDQ ⁽¹⁾	Extended HSTL and 1.8V LVTTL Output Power Supply Voltage	1.65	1.8	1.95	V
	2.5V LVTTL Output Power Supply Voltage		Vdd		V
VT	Termination Voltage		Vddq / 2		V

NOTE:

1. All power supplies should operate in tandem. If VDD or VDDQ is at maximum, then VDDQ or VDD (respectively) should be at maximum, and vice-versa.

PINDESCRIPTION

Symbol	I/O	Туре	Description			
REF[1:0]	I	Adjustable ⁽¹⁾	Clock input. REF[1:0] is the "true" side of the differential clock input. If operating in single-ended mode, REF[1:0] is the clock input.			
REF[1:0]/ Vref[1:0]	I	Adjustable ⁽¹⁾	Complementary clock input. $\overline{\text{REF}}_{[1:0]}/V_{\text{REF}}(1:0)$ is the "complementary" side of $\text{REF}_{[1:0]}$ if the input is in differential mode. If operating in single-ended mode, $\overline{\text{REF}}_{[1:0]}/V_{\text{REF}}(1:0)$ is left floating. For single-ended operation in differential mode, $\overline{\text{REF}}_{[1:0]}/V_{\text{REF}}(1:0)$ should be set to the desired toggle voltage for $\text{REF}_{[1:0]}$:			
			2.5VLVTTL VREF = 1250mV (SSTL2 compatible)			
			1.8VLVTTL, eHSTL VREF = 900mV			
			HSTL VREF = 750mV			
			LVEPECL VREF = 1082mV			
FB	Ι	Adjustable ⁽¹⁾	Clock input. FB is the "true" side of the differential feedback clock input. If operating in single-ended mode, FB is the feedback clock input.			
FB/Vref2	I	Adjustable ⁽¹⁾	Complementary feedback clock input. FB/VREF2 is the "complementary" side of FB if the input is in differential mode. If operating in single- ended mode, FB/VREF2 is left floating. For single-ended operation in differential mode, FB/VREF2 should be set to the desired toggle voltage for FB:			
			2.5VLVTTL VREF = 1250mV (SSTL2 compatible)			
			1.8V LVTTL, eHSTL VREF = 900mV			
			HSTL VREF = 750mV			
			LVEPECL VREF = 1082mV			

NOTE:

1. Inputs are capable of translating the following interface standards. User can select between:

Single-ended 2.5V LVTTL levels Single-ended 1.8V LVTTL levels or Differential 2.5V/1.8V LVTTL levels Differential HSTL and eHSTL levels Differential LVEPECL levels

3

CAPACITANCE(TA = +25°C, f = 1MHz, VIN = 0V)

Parameter	Description	Min.	Тур.	Max.	Unit
Cin	Input Capacitance	2.5	3	3.5	pF
Соит	Output Capacitance	—	6.3	7	pF

NOTE:

1. Capacitance applies to all inputs except RxS, TxS, nF[2:0], FBF[2:0], and DS[1:0].

PINDESCRIPTION, CONTINUED

LÓW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LÓW/HIGH, nQ1:0; is stopped in a HIGH/LOW state. When OMODE is LOW, the outputs are tri-stated. Set nSOE LOW for normal operatio OFB O Adjustable ⁽²⁾ Feedback clock output QFB O Adjustable ⁽²⁾ Feedback clock output NO1:0; 0 Adjustable ⁽²⁾ Feedback clock output NO1:0; 0 Adjustable ⁽²⁾ Feedback clock output RxS I 3-Level ⁽³⁾ Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) REF clock input or differential (LOW) REF clock input TxS I 3-Level ⁽³⁾ Sets the drive strength of the output drivers and feedback inputs to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL/eHSTL (LO compatible. Used in conjuction with Vboo to set the interface levels. PE I LVTTL ⁽¹⁾ Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of thereferencick (has internal pull-up). nF[2:0] I 3-Level ⁽³⁾ 3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table) FS I LVTTL ⁽¹⁾ Selects appropriate oscillator circuit based on anticipated frequency range (See Programmable Skew Range) DS(1:0) I 3-level ⁽³	Symbol	I/O	Туре	Description
LÓW/HIGH or tri-stated. When OMODE is HIGH, PE determines the levél at which the outputs stop. When PE is LÓW/HIGH, n(1;:0) is stopped in a HIGH/LOW state. When OMODE is LOW, the outputs are tri-stated. Set nSOE LOW for normal operatio QFB O Adjustable ⁽²⁾ Feedback clock output QT:0] O Adjustable ⁽²⁾ Feedback clock output QT:0] O Adjustable ⁽²⁾ Feedback clock output RxS 1 3-Level ⁽³⁾ Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) REF clock input or differential (LOW) REF clock input TxS I 3-Level ⁽³⁾ Selects the drive strength of the output drivers and feedback inputs to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL/eHSTL (LO compatible. Used in conjuction with Vooc to set the interface levels. PE I LVTTL ⁽¹⁾ Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of thereferee clock (has internal pull-up). nF[2:0] I 3-Level ⁽³⁾ 3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table) FS I LVTTL ⁽¹⁾ Selects appropriate oscillator circuit based on anticipated frequency range (See Programmable Skew Range) DS(1:0) I 3-Level ⁽³⁾ 3-levelinputs for feedback input divider selection (See Election table) </td <td>REF_SEL</td> <td>Ι</td> <td>LVTTL⁽¹⁾</td> <td>Reference clock select. When LOW, selects REF0 and REF0/VREF0. When HIGH, selects REF1 and REF1/VREF1.</td>	REF_SEL	Ι	LVTTL ⁽¹⁾	Reference clock select. When LOW, selects REF0 and REF0/VREF0. When HIGH, selects REF1 and REF1/VREF1.
QFB O Adjustable ⁽²⁾ Complementary feedback clock output nQ(1:0) O Adjustable ⁽²⁾ Five banks of two outputs RxS 1 3-Level ⁽³⁾ Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) REF clock input or differential (LOW) REF clock input TxS 1 3-Level ⁽³⁾ Selects angle-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL/eHSTL (LO compatible. Used in conjuction with Visoo to set the interface levels. PE 1 LVTTL ⁽¹⁾ Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of thereference levels. nF[2:0] 1 3-Level ⁽³⁾ 3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table) FBF[2:0] 1 3-Level ⁽³⁾ 3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table) FS 1 LVTTL ⁽¹⁾ Selects appropriate oscillator circuit based on anticipated frequency range (See Programmable Skew Range) DS(1:0) 1 3-Level inputs for feedback input divider selection (See Divide Selection table) PLE_EN 1 LVTTL ⁽¹⁾ Selects appropriate oscillator circuit based on anticipated frequency range (See Programmable Skew Range) DS(1:0) <t< td=""><td>nsOE</td><td>Ι</td><td>LVTTL⁽¹⁾</td><td>Synchronous output enable. When nSOE is HIGH, nQ[1:0] are synchronously stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ[1:0] is stopped in a HIGH/LOW state. When OMODE is LOW, the outputs are tri-stated. Set nSOE LOW for normal operation.</td></t<>	nsOE	Ι	LVTTL ⁽¹⁾	Synchronous output enable. When nSOE is HIGH, nQ[1:0] are synchronously stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ[1:0] is stopped in a HIGH/LOW state. When OMODE is LOW, the outputs are tri-stated. Set nSOE LOW for normal operation.
InQ(1:0) O Adjustable ⁽²⁾ Five banks of two outputs RxS 1 3-Level ⁽³⁾ Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) REF clock input or differential (LOW) REF clock input TxS 1 3-Level ⁽³⁾ Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) REF clock input or differential (LOW) REF clock input TxS 1 3-Level ⁽³⁾ Sets the drive strength of the output drivers and feedback inputs to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL/eHSTL (LO compatible. Used in conjuction with Veoo to set the interface levels. PE 1 LVTTL ⁽¹⁾ Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of thereference clock (has internal pull-up). nF[2:0] 1 3-Level ⁽³⁾ 3-levelinputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table) FBF[2:0] 1 3-Level ⁽³⁾ 3-levelinputs for selecting 1 to 18 skew taps or frequency functions (See Programmable Skew Range) DS[1:0] 1 3-Level ⁽³⁾ 3-levelinputs for feedback input divider selection (See Divide Selection table) PLL_EN 1 LVTTL ⁽¹⁾ Selects appropriate oscillator circuit based on anticipated frequency range (See Programmable Skew Range) DS[1:0] 1 2-Level ⁽³⁾ <	QFB	0	Adjustable ⁽²⁾	Feedback clock output
RxS I 3-Level ⁽³⁾ Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) REF clock input or differential (LOW) REF clock input TxS I 3-Level ⁽³⁾ Sets the drive strength of the output drivers and feedback inputs to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL/eHSTL (LO compatible. Used in conjuction with Vooa to set the interface levels. PE I LVTTL ⁽¹⁾ Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of thereferer clock (has internal pull-up). nF[2:0] I 3-Level ⁽³⁾ 3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table) FBF[2:0] I 3-Level ⁽³⁾ 3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Programmable Skew Range) DS[1:0] I 3-Level ⁽³⁾ 3-level inputs for feedback input divider selection (See Divide Selection table) PLL_EN I LVTTL ⁽¹⁾ Selects appropriate oscillator circuit based on anticipated frequency range (See Programmable Skew Range) DS[1:0] I 3-level ⁽³⁾ 3-level inputs for feedback input divider selection (See Divide Selection table) PLL_EN I LVTTL ⁽¹⁾ PLL enable/disable control. When PD is LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF[1:0] goes to all outpu are gated LOW/	QFB	0	Adjustable ⁽²⁾	Complementary feedback clock output
TxS I 3-Level ⁽³⁾ Sets the drive strength of the output drivers and feedback inputs to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL/eHSTL (LO compatible. Used in conjuction with Vboo to set the interface levels. PE I LVTTL ⁽¹⁾ Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of thereferer clock (has internal pull-up). nF[2:0] I 3-Level ⁽³⁾ 3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table) FBF[2:0] I 3-Level ⁽³⁾ 3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table) FS I LVTTL ⁽¹⁾ Selects appropriate oscillator circuit based on anticipated frequency range (See Programmable Skew Range) DS(1:0) I 3-Level ⁽³⁾ 3-level inputs for feedback input divider selection (See Divide Selection table) PLL_EN I LVTTL ⁽¹⁾ PLL enable/disable control. Set LOW for normal operation. When PL_EN is HIGH, the PLL is disabled and REF _[1:0] goes to all output are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LC HIGH, the nO(1:0) and OFB are stopped in a HIGH/LOW state, while the QFB is stopped in a LOW/HIGH state. When OMODI LOW, the outputs are tri-stated. Set PD HIGH for normal operation. LOCK O LVTTL ⁽¹⁾ PLLlock indication signal.	nQ[1:0]	0		Five banks of two outputs
PE I LVTTL ⁽¹⁾ Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference clock (has internal pull-up). nF[2:0] I 3-Level ⁽³⁾ 3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table) FBF[2:0] I 3-Level ⁽³⁾ 3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table) FS I LVTTL ⁽¹⁾ Selects appropriate oscillator circuit based on anticipated frequency range (See Programmable Skew Range) DS(1:0) I 3-Level ⁽³⁾ 3-level inputs for feedback input divider selection (See Divide Selection table) PLL_EN I LVTTL ⁽¹⁾ Selects appropriate oscillator circuit based on anticipated frequency range (See Programmable Skew Range) DS(1:0) I 3-level ⁽³⁾ 3-level inputs for feedback input divider selection (See Divide Selection table) PLL_EN I LVTTL ⁽¹⁾ Put enable/disable control. Set LOW for normal operation. When PLL_EN is disabled and REF _[1:0] goes to all output are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LO HIGH, the nQ _[1:0] and QFB are stopped in a HIGH/LOW state, while the QFB is stopped in a LOW/HIGH state. When OMODE LOW, the outputs are tri-stated. SetPD HIGH for normal operation. LOCK<	RxS	Ι		Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) REF clock input or differential (LOW) REF clock input
Image: clock (has internal pull-up). nF[2:0] I 3-Level ⁽³⁾ 3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table) FBF[2:0] I 3-Level ⁽³⁾ 3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table) FS I LVTTL ⁽¹⁾ Selects appropriate oscillator circuit based on anticipated frequency range (See Programmable Skew Range) DS[1:0] I 3-Level ⁽³⁾ 3-level inputs for feedback input divider selection (See Divide Selection table) PLL_EN I LVTTL ⁽¹⁾ Pell enable/disable control. Set LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF[1:0] goes to all output are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LO HIGH, the nQ[1:0] and QFB are stopped in a HIGH/LOW state, while the QFB is stopped in a LOW/HIGH state. When OMODE LOW, the outputs are tri-stated. Set PD HIGH for normal operation. LOCK O LVTTL PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to inputs. (For more information on application specific use of the LOCK pin, please see AN237.) OMODE I LVTTL ⁽¹⁾ Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable approximation on application specific use of the LOCK pin, please see AN237.) OMODE </td <td>TxS</td> <td>I</td> <td>3-Level⁽³⁾</td> <td>Sets the drive strength of the output drivers and feedback inputs to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL/eHSTL (LOW) compatible. Used in conjuction with VDDD to set the interface levels.</td>	TxS	I	3-Level ⁽³⁾	Sets the drive strength of the output drivers and feedback inputs to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL/eHSTL (LOW) compatible. Used in conjuction with VDDD to set the interface levels.
FBF[2:0] I 3-Level ⁽³⁾ 3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table) FS I LVTTL ⁽¹⁾ Selects appropriate oscillator circuit based on anticipated frequency range (See Programmable Skew Range) DS[1:0] I 3-Level ⁽³⁾ 3-level inputs for feedback input divider selection (See Divide Selection table) PLL_EN I LVTTL ⁽¹⁾ PLL enable/disable control. Set LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF[1:0] goes to all output are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW for normal operation. PD I LVTTL ⁽¹⁾ Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the output are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW the outputs are tri-stated. Set PD HIGH for normal operation. LOCK O LVTTL PLLlock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to inputs. (For more information on application specific use of the LOCK pin, please see AN237.) OMODE I LVTTL ⁽¹⁾ Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable a Powerdown tables.) VDDQ PWR Power supply for output buffers. When using 2.5V LVTT	PE	Ι	LVTTL ⁽¹⁾	Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference clock (has internal pull-up).
FS I LVTTL ⁽¹⁾ Selects appropriate oscillator circuit based on anticipated frequency range (See Programmable Skew Range) DS[1:0] I 3-Level ⁽³⁾ 3-level inputs for feedback input divider selection (See Divide Selection table) PLL_EN I LVTTL ⁽¹⁾ PLL enable/disable control. Set LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF ^[1:0] goes to all output are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LC HIGH, the nQ ^[1:0] and QFB are stopped in a HIGH/LOW state, while the QFB is stopped in a LOW/HIGH state. When OMODE LOW, the outputs are tri-stated. Set PD HIGH for normal operation. LOCK O LVTTL PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to inputs. (For more information on application specific use of the LOCK pin, please see AN237.) OMODE I LVTTL ⁽¹⁾ Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable approximate) VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.	nF[2:0]	I	3-Level ⁽³⁾	3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table)
DS[1:0] I 3-Level ⁽³⁾ 3-level inputs for feedback input divider selection (See Divide Selection table) PLL_EN I LVTTL ⁽¹⁾ PLL enable/disable control. Set LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF[1:0] goes to all output are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the output are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW, the outputs are tri-stated. Set PD HIGH for normal operation. LOCK O LVTTL PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to inputs. (For more information on application specific use of the LOCK pin, please see AN237.) OMODE I LVTTL ⁽¹⁾ Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable are powerdown tables.) VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.	FBF[2:0]	Ι	3-Level ⁽³⁾	3-level inputs for selecting 1 to 18 skew taps or frequency functions (See Control Summary table)
PLL_EN I LVTTL ⁽¹⁾ PLL enable/disable control. Set LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF[1:0] goes to all output PD I LVTTL ⁽¹⁾ Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the output are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LC HIGH, the nQ[1:0] and QFB are stopped in a HIGH/LOW state, while the QFB is stopped in a LOW/HIGH state. When OMODI LOW, the outputs are tri-stated. Set PD HIGH for normal operation. LOCK O LVTTL PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to inputs. (For more information on application specific use of the LOCK pin, please see AN237.) OMODE I LVTTL ⁽¹⁾ Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable a Powerdown tables.) VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.	FS	Ι	LVTTL ⁽¹⁾	Selects appropriate oscillator circuit based on anticipated frequency range (See Programmable Skew Range)
PD I LVTTL ⁽¹⁾ Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the output are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW, the outputs are tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW, the outputs are tri-stated. Set PD HIGH for normal operation. LOCK O LVTTL PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to inputs. (For more information on application specific use of the LOCK pin, please see AN237.) OMODE I LVTTL ⁽¹⁾ Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable a Powerdown tables.) VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.	DS[1:0]	Ι	3-Level ⁽³⁾	3-level inputs for feedback input divider selection (See Divide Selection table)
are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LC HIGH, the nQ[1:0] and QFB are stopped in a HIGH/LOW state, while the QFB is stopped in a LOW/HIGH state. When OMODI LOW, the outputs are tri-stated. Set PD HIGH for normal operation. LOCK O LVTTL PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to inputs. (For more information on application specific use of the LOCK pin, please see AN237.) OMODE I LVTTL ⁽¹⁾ Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable a Powerdown tables.) VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.	PLL_EN	Ι	LVTTL ⁽¹⁾	$PLL\ enable/disable\ control.\ Set\ LOW\ for\ normal\ operation.\ When\ \overline{PLL_EN}\ is\ HIGH, the\ PLL\ is\ disable\ dand\ REF\ [1:0]\ goes\ to\ all\ outputs.$
Imputs. Imputs. (For more information on application specific use of the LOCK pin, please see AN237.) OMODE I LVTTL ⁽¹⁾ Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable a Powerdown tables.) VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.	PD	Ι	LVTTL ⁽¹⁾	Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/ HIGH, the nQ[1:0] and QFB are stopped in a HIGH/LOW state, while the QFB is stopped in a LOW/HIGH state. When OMODE is LOW, the outputs are tri-stated. Set PD HIGH for normal operation.
OMODE I LVTTL ⁽¹⁾ Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable a Powerdown tables.) VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.	LOCK	0	LVTTL	PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the
VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.				inputs. (For more information on application specific use of the LOCK pin, please see AN237.)
	OMODE	Ι	LVTTL ⁽¹⁾	Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable and Powerdown tables.)
VDD PWR Power supply for phase locked loop, lock output, inputs, and other internal circuitry	VDDQ		PWR	Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.
	Vdd		PWR	Power supply for phase locked loop, lock output, inputs, and other internal circuitry
GND PWR Ground	GND		PWR	Ground

NOTES:

1. Pins listed as LVTTL inputs will accept 2.5V signals under all conditions. If the output is operating at 1.8V or 1.5V, the LVTTL inputs will accept the 1.8V LVTTL signals as well.

2. Outputs are user selectable to drive 2.5V, 1.8V LVTTL, eHSTL, or HSTL interface levels when used with the appropriate Voto voltage.

3. 3-level inputs are static inputs and must be tied to Vob or GND or left floating. These inputs are not hot-insertable or over voltage tolerant.

OUTPUTENABLE/DISABLE

nsOE	nsOE OMODE Output	
L	Х	Normal Operation
Н	L	Tri-State
Н	Н	Gated ⁽¹⁾

NOTE:

1. PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ[1:0] is stopped in a HIGH/LOW state.

POWERDOWN

PD	OMODE	Output
Н	Х	Normal Operation
L	L	Tri-State
L	Н	Gated ⁽¹⁾

NOTE:

1. PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ[1:0] and QFB are stopped in a HIGH/LOW state, while the $\overline{\text{QFB}}$ is stopped in a LOW/HIGH state.

IDT5T9010 2.5V PROGRAMMABLE SKEW PLL CLOCK DRIVER TERACLOCK

PROGRAMMABLESKEW

Output skew with respect to the REF[1:0] and REF[1:0]/VREF[1:0] input is adjustable to compensate for PCB trace delays, backplane propagation delays or to accommodate requirements for special timing relationships between clocked components. Skew is selectable as a multiple of a time unit (tu) which ranges from 250ps to 1.25ns (see Programmable Skew Range and Resolution Table). There are 18 skew/divide configurations available for each output pair. These configurations are chosen by the nF_[2:0]/FBF_[2:0] control pins. In order to minimize the number of control pins, 3-level inputs (HIGH-MID-LOW) are used, they are intended for but not restricted to hard-wiring. Undriven 3-level inputs default to the MID level. The Control Summary Table shows how to select specific skew taps by using the nF_[2:0]/FBF_[2:0] control pins.

EXTERNAL DIFFERENTIAL FEEDBACK

By providing a dedicated external differential feedback, the IDT5T9010 gives users flexibility with regard to skew adjustment. The FB and \overline{FB} /VREF2 signals are compared with the input REF[1:0] and \overline{REF} [1:0]/VREF[1:0] signals at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly.

An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.

PROGRAMMABLE SKEW RANGE AND RESOLUTION TABLE

	FS = LOW	FS = HIGH	Comments
Timing Unit Calculation (tu)	1/(16 х Fnom)	1/(16 х Fnom)	
VCO Frequency Range (FNOM) ^(1,2)	50 to 125MHz	100 to 250MHz	
Skew Adjustment Range ⁽³⁾			
Max Adjustment:	±8.75ns	±4.375ns	ns
	±157.5°	±157.5°	Phase Degrees
	±43.75%	±43.75%	% of Cycle Time
Example 1, FNOM = 50MHz	tu = 1.25ns	—	
Example 2, FNOM = 75MHz	tu = 0.833ns	—	
Example 3, FNOM = 100MHz	tu = 0.625ns	tu = 0.625ns	
Example 4, FNOM = 150MHz	—	tu = 0.417ns	
Example 5, FNOM = 200MHz	_	tu=0.313ns	
Example 6, FNOM = 250MHz	_	tu = 0.25ns	

NOTES:

1. The device may be operated outside recommended frequency ranges without damage, but functional operation is not guaranteed.

2. The level to be set on FS is determined by the nominal operating frequency of the VCO and Time Unit Generator. The VCO frequency always appears at nQ[1:0] outputs when they are operated in their undivided modes. The frequency appearing at the REF[1:0] and REF[1:0]/VREF[1:0] and FB and FB/VREF2 inputs will be FNOM when the QFB and QFB are undivided and DS[1:0] = MM. The frequency of the REF[1:0] and REF[1:0]/VREF[1:0] and FB/VREF2 inputs will be FNOM /4 when the part is configured for frequency multiplication by using a divided QFB and QFB and setting DS[1:0] = MM. Using the DS[1:0] inputs allows a different method for frequency multiplication (see Divide Selection Table).

3. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed QFB and QFB output is used for feedback, then adjustment range will be greater. For example if a 4tu skewed output is used for feedback, all other outputs will be skewed -4tu in addition to whatever skew value is programmed for those outputs. 'Max adjustment' range applies to all output pairs where ±7tu skew adjustment is possible and at the lowest FNOM value.

DIVIDE SELECTION TABLE

DS [1:0]	Divide-by-n	Permitted Output Divide-by-n connected to FB and FB/VREF2 ⁽¹⁾
Ш	2	1, 2
LM	3	1
LH	4	1, 2
ML	5	1, 2
MM	1	1, 2, 4
MH	6	1, 2
HL	8	1
HM	10	1
НН	12	1

NOTE:

1. Permissible output division ratios connected to FB and $\overline{FB}/VREF2$. The frequencies of the REF[1:0] and \overline{REF} [1:0]/VREF[1:0] inputs will be FNOM/N when the parts are configured for frequency multiplication by using an undivided output for FB and $\overline{FB}/VREF2$ and setting DS[1:0] to N (N = 1-6, 8, 10, 12).

CONTROL SUMMARY TABLE FOR ALL OUTPUTS⁽¹⁾

nF2/FBF2	nF1/FBF1	nFo/FBFo	Output Skew
L	L	L	Divide by 2
L	L	М	+7tu
L	L	Н	+6tU
L	М	L	+5tu
L	М	М	+4tu
L	М	Н	+3tu
L	Н	L	+2tu
L	Н	М	+1tu
L	Н	Н	Zero Skew
Н	L	L	Inverted
Н	L	М	-1tu
Н	L	Н	-2tu
Н	М	L	-3tu
Н	М	М	-4tu
Н	М	Н	-5tu
Н	Н	L	-6tu
Н	Н	М	-7tu
Н	Н	Н	Divide by 4

NOTE:

1. When PLL_EN is HIGH, the PLL is disabled and the device is put into test mode. In test mode, 5F[2:0] must be set to MHL, the REF[1:0]/REF[1:0] input frequency must be set to 1MHz or less, and nF[2:0]/FBF[2:0] pins should be set to LHH.

INPUT/OUTPUT SELECTION⁽¹⁾

Input	Output	Input	Output
2.5V LVTTL SE	2.5VLVTTL	2.5V LVTTL SE	eHSTL
1.8V LVTTL SE	7	1.8V LVTTL SE	
2.5V LVTTL DSE	1	2.5V LVTTL DSE	
1.8V LVTTL DSE		1.8V LVTTL DSE	
LVEPECL DSE	1	LVEPECL DSE	
eHSTL DSE		eHSTL DSE	
HSTL DSE	1	HSTL DSE	
2.5V LVTTL DIF		2.5V LVTTL DIF	
1.8V LVTTL DIF	1	1.8V LVTTL DIF	
LVEPECL DIF		LVEPECL DIF	
eHSTL DIF	1	eHSTL DIF	
HSTL DIF		HSTL DIF	
2.5V LVTTL SE	1.8VLVTTL	2.5V LVTTL SE	HSTL
1.8V LVTTL SE		1.8V LVTTL SE	
2.5V LVTTL DSE	1	2.5V LVTTL DSE	
1.8V LVTTL DSE	7	1.8V LVTTL DSE	
LVEPECL DSE	1	LVEPECL DSE	
eHSTL DSE	1	eHSTL DSE	
HSTL DSE	1	HSTL DSE	
2.5V LVTTL DIF	1	2.5V LVTTL DIF	
1.8V LVTTL DIF	1	1.8V LVTTL DIF	
LVEPECL DIF	1	LVEPECL DIF	
eHSTL DIF	1	eHSTL DIF	
HSTL DIF	1	HSTL DIF	

NOTE:

1. The INPUT/OUTPUT SELECTION Table describes the total possible combinations of input and output interfaces. Single-Ended (SE) inputs in a single-ended mode require the REF[1:0] /NREF[1:0] and FB/VREF2 pins to be left floating. Differential Single-Ended (DSE) is for single-ended operation in differential mode, requiring VREF[1:0] and VREF2. Differential (DIF) inputs are used only in differential mode.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter		Test Conditions			Unit
Vihh	Input HIGH Voltage Level ⁽¹⁾	3-Level Inputs Only	3-Level Inputs Only		—	V
VIMM	Input MID Voltage Level ⁽¹⁾	3-Level Inputs Only	3-Level Inputs Only		VDD/2 + 0.2	V
Vill	Input LOW Voltage Level ⁽¹⁾	3-Level Inputs Only	3-Level Inputs Only		0.4	V
		$V_{IN} = V_{DD}$	HIGH Level	—	200	
I 3	3-Level Input DC Current	$V_{IN} = V_{DD}/2$	MID Level	-50	+50	μA
	(RxS, TxS, nF[2:0], FBF[2:0], DS[1:0])	Vin = GND	LOW Level	-200	—	
Ipu	Input Pull-Up Current (PE)	Vdd = Max., Vin =	GND	-100	_	μA

NOTE:

1. These inputs are normally wired to Vbb, GND, or left floating. Internal termination resistors bias unconnected inputs to Vbb/2. If these inputs are switched dynamically after powerup, the function and timing of the outputs may be glitched, and the PLL may require additional tLock time before all datasheet limits are achieved.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR HSTL⁽¹⁾

Symbol	Parameter	Test Co	Test Conditions		Тур. ⁽⁷⁾	Max	Unit
Input Chara	cteristics	•		•		•	
Ін	Input HIGH Current	VDD = 2.7V	VI = VDDQ/GND	—	_	±5	μA
lι	Input LOW Current	$V_{DD} = 2.7V$	VI = GND/VDDQ	_	l	±5	
Vik	Clamp Diode Voltage	VDD = 2.3V, IIN =	-18mA	—	- 0.7	- 1.2	V
Vin	DC Input Voltage			- 0.3		+3.6	V
Vdif	DC Differential Voltage ^(2,8)			0.2		—	V
Vсм	DC Common Mode Input Voltage ^(3,8)			680	750	900	mV
Vih	DC Input HIGH ^(4,5,8)			Vref + 100		—	mV
Vil	DC Input LOW ^(4,6,8)			—		Vref - 100	mV
Vref	Single-Ended Reference Voltage ^(4,8)			_	750	_	mV

Output Characteristics

Vон	Output HIGH Voltage	Iон = -8mA	VDDQ - 0.4		—	V
		Іон = -100μА	Vddq - 0.1		—	
Vol	Output LOW Voltage	Iol = 8mA	_		0.4	V
		Iol = 100μA	-		0.1	
Vox	FB/FB Output Crossing Point		Vddo/2 - 150	Vdda/2	Vddq/2 + 150	mV

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

3. Vcm specifies the maximum allowable range of (VTR + VcP) /2. Differential mode only.

4. For single-ended operation, in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].

5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.

6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.

7. Typical values are at VDD = 2.5V, VDDQ = 1.5V, +25°C ambient.

8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

POWER SUPPLY CHARACTERISTICS FOR HSTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
DDQ	Quiescent VDD Power Supply Current ⁽³⁾	$V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	100	150	mA
		\overline{PLL}_{EN} = HIGH, DS[1:0] = MM, nF[2:0] = LHH,			
		FBF[2:0] = LHH, Outputs enabled, All outputs unloaded			
Ισραα	Quiescent VDDQ Power Supply Current ⁽³⁾	$V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	0.75	50	μA
		\overline{PLL}_{EN} = HIGH, DS[1:0] = MM, nF[2:0] = LHH,			
		FBF[2:0] = LHH, Outputs enabled, All outputs unloaded			
IDDPD	Power Down Current	$V_{DD} = Max., \overline{PD} = LOW, \overline{nSOE} = LOW, \overline{PLL_EN} = HIGH$	1.7	5	mA
Iddd	Dynamic Vod Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	18	30	μA/MHz
	Current per Output				
DDDQ	Dynamic Vodo Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	19	30	μA/MHz
	Current per Output				
Ітот	Total Power VDD Supply Current ⁽⁴⁾	VDDQ = 1.5V, FVCO = 100MHz, CL = 15pF	115	170	mA
		VDDQ = 1.5V, FVCO = 250MHz, CL = 15pF	145	220	
Ιτοτο	Total Power VDDQ Supply Current ⁽⁴⁾	VDDQ = 1.5V, FVCO = 100MHz, CL = 15pF	50	75	mA
		VDDQ = 1.5V, Fvco = 250MHz, CL = 15pF	150	225	1

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

2. The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

^{4.} FS = HIGH.

DIFFERENTIAL INPUTAC TEST CONDITIONS FOR HSTL

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	1	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	750	mV
Vthi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	1	V/ns

NOTES:

1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

2. A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR eHSTL⁽¹⁾

Symbol	Parameter	Test Conditions		Min.	Тур. ⁽⁷⁾	Max	Unit
Input Chara	cteristics						
Ін	Input HIGH Current	VDD = 2.7V	VI = VDDQ/GND	—	_	±5	μA
lı.	Input LOW Current	Vdd = 2.7V	VI = GND/VDDQ	—	_	±5	
Vik	Clamp Diode Voltage	Vdd = 2.3V, Iin =	-18mA	_	- 0.7	- 1.2	V
Vin	DC Input Voltage			- 0.3		+3.6	V
Vdif	DC Differential Voltage ^(2,8)			0.2		_	V
Vсм	DC Common Mode Input Voltage ^(3,8)			800	900	1000	mV
Vih	DC Input HIGH ^(4,5,8)			Vref + 100		_	mV
Vil	DC Input LOW ^(4,6,8)			_		Vref - 100	mV
Vref	Single-Ended Reference Voltage ^(4,8)			_	900	_	mV

Output Characteristics

Vон	Output HIGH Voltage	Іон = -8mA	Vddq - 0.4		—	V
		Іон = -100μА	Vddq - 0.1		—	V
Vol	Output LOW Voltage	Iol = 8mA	_		0.4	V
		Ιοι = 100μΑ	_		0.1	V
Vox	FB/FB Output Crossing Point		Vdda/2 - 150	Vdda/2	Vdda/2 + 150	mV

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. VDF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

3. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.

4. For single-ended operation, in a differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].

5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.

6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.

7. Typical values are at VDD = 2.5V, VDDQ = 1.8V, +25°C ambient.

8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

POWER SUPPLY CHARACTERISTICS FOR eHSTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
DDQ	Quiescent Vbb Power Supply Current ⁽³⁾	$V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	100	150	mA
		$\overline{PLL_EN} = HIGH, DS[1:0] = MM, nF[2:0] = LHH,$			
		FBF[2:0] = LHH, Outputs enabled, All outputs unloaded			
DDQQ	Quiescent VDDQ Power Supply Current ⁽³⁾	$V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	1.8	50	μA
		$\overline{PLL_EN}$ = HIGH, DS[1:0] = MM, nF[2:0] = LHH,			
		FBF[2:0] = LHH, Outputs enabled, All outputs unloaded			
DDPD	Power Down Current	$V_{DD} = Max., \overline{PD} = LOW, \overline{nSOE} = LOW, \overline{PLL_EN} = HIGH$	1.7	5	mA
Iddd	Dynamic Vod Power Supply	$V_{DD} = Max., V_{DDQ} = Max., C_L = 0pF$	19	30	μA/MHz
	Current per Output				
DDDQ	Dynamic Vodo Power Supply	$V_{DD} = Max., V_{DDQ} = Max., C_L = 0pF$	17	30	μA/MHz
	Current per Output				
Ітот	Total Power VDD Supply Current ⁽⁴⁾	VDDQ = 1.8V, Fvco = 100MHz, CL = 15pF	115	170	mA
		VDDQ = 1.8V, Fvco = 250MHz, CL = 15pF	150	225	
Ιτοτο	Total Power VDDQ Supply Current ⁽⁴⁾	VDDQ = 1.8V, FVCO = 100MHz, CL = 15pF	45	70	mA
		Vddq = 1.8V, Fvco = 250MHz, Cl = 15pF	100	150	

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

2. The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

4. FS = HIGH.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR eHSTL

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	1	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	900	mV
Vthi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	1	V/ns

NOTES:

1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

2. A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR LVEPECL⁽¹⁾

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽²⁾	Max	Unit
Input Chara	cteristics						
Ін	Input HIGH Current	Vdd = 2.7V	$V_I = V_{DDQ}/GND$	_		±5	μA
١L	Input LOW Current	Vdd = 2.7V	VI = GND/VDDQ	_		±5	
Vik	Clamp Diode Voltage	Vdd = 2.3V, Iin = -18mA		_	- 0.7	- 1.2	V
Vin	DC Input Voltage			- 0.3		3.6	V
Vсм	DC Common Mode Input Voltage ^(3,5)			915	1082	1248	mV
Vref	Single-Ended Reference Voltage ^(4,5)			_	1082	—	mV
Vih	DC Input HIGH			1275	_	1620	mV
Vil	DC Input LOW			555	_	875	mV

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. Typical values are at VDD = 2.5V, +25°C ambient.

3. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.

4. For single-ended operation while in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].

5. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR LVEPECL

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	732	mV
Vx	Differential Input Signal Crossing Point ⁽²⁾	1082	mV
Vthi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	1	V/ns

NOTES:

1. The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

2. A 1082mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

0.1

V

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 2.5V LVTTL⁽¹⁾

Symbol	Parameter	Test Co	onditions	Min.	Тур. ⁽⁸⁾	Max	Unit
Input Chara	cteristics						
Іін	Input HIGH Current	Vdd = 2.7V	$V_I = V_{DDQ}/GND$	—	_	±5	μA
١L	Input LOW Current	Vdd = 2.7V	VI = GND/VDDQ	—	_	±5	
Vik	Clamp Diode Voltage	Vdd = 2.3V, Iin =	-18mA	—	- 0.7	- 1.2	V
Vin	DC Input Voltage			- 0.3		+3.6	V
Single-End	ed Inputs ⁽²⁾						
Vih	DC Input HIGH			1.7		—	V
VIL	DC Input LOW			—		0.7	V
Differential	Inputs						
Vdif	DC Differential Voltage ^(3,9)			0.2		—	V
Vсм	DC Common Mode Input Voltage ^(4,9)			1150	1250	1350	mV
Vih	DC Input HIGH ^(5,6,9)			Vref + 100		—	mV
Vil	DC Input LOW ^(5,7,9)			—		Vref - 100	mV
Vref	Single-Ended Reference Voltage ^(5,9)			—	1250	—	mV
Output Cha	racteristics						
Vон	Output HIGH Voltage	Іон = -12mA		Vddq - 0.4		—	V
		Іон = -100μА		Vddq - 0.1		—	V
Vol	Output LOW Voltage	IoL = 12mA		—		0.4	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. For 2.5V LVTTL single-ended operation, the RxS pin is tied HIGH and REF(1:0)/VREF(1:0) is left floating. If TxS is HIGH, FB/VREF2 should be left floating.

 $IOL = 100 \mu A$

3. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

4. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.

5. For single-ended operation, in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].

6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.

7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.

8. Typical values are at $V_{DD} = 2.5V$, $V_{DDQ} = V_{DD}$, $+25^{\circ}C$ ambient.

9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

POWER SUPPLY CHARACTERISTICS FOR 2.5V LVTTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
IDDQ	Quiescent VDD Power Supply Current ⁽³⁾	$V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	100	150	mA
		$\overline{PLL_EN} = HIGH, DS[1:0] = MM, nF[2:0] = LHH,$			
		FBF[2:0] = LHH, Outputs enabled, All outputs unloaded			
DDQQ	Quiescent VDDQ Power Supply Current ⁽³⁾	$V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	13	50	μA
		$\overline{PLL_EN} = HIGH, DS[1:0] = MM, nF[2:0] = LHH,$			
		FBF[2:0] = LHH, Outputs enabled, All outputs unloaded			
IDDPD	Power Down Current	$V_{DD} = Max., \overline{PD} = LOW, \overline{nSOE} = LOW, \overline{PLL_EN} = HIGH$	1.7	5	mA
Iddd	Dynamic Vod Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	21	30	μA/MHz
	Current per Output				
DDDQ	Dynamic Vodo Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	31	40	μA/MHz
	Current per Output				
Ітот	Total Power VDD Supply Current ⁽⁴⁾	VDDQ = 2.5V., FVCO = 100MHz, CL = 15pF	115	170	mA
		VDDQ = 2.5V., FVCO = 250MHz, CL = 15pF	155	230	
Ιτοτο	Total Power VDDQ Supply Current ⁽⁴⁾	VDDQ = 2.5V., FVCO = 100MHz, CL = 15pF	80	120	mA
		VDDQ = 2.5V., Fvco = 250MHz, CL = 15pF	250	375	
	1				

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

 $\ensuremath{\mathbf{2}}.$ The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

4. FS = HIGH.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR 2.5V LVTTL

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	Vdd	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	Vdd/2	V
Vthi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	2.5	V/ns

NOTES:

1. A nominal 2.5V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

2. A nominal 1.25V crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 2.5V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

SINGLE-ENDED INPUT AC TEST CONDITIONS FOR 2.5V LVTTL

Symbol	Parameter	Value	Units
Vih	Input HIGH Voltage	Vdd	V
VIL	InputLOWVoltage	0	V
Vthi	Input Timing Measurement Reference Level ⁽¹⁾	Vdd/2	V
tr, tr	Input Signal Edge Rate ⁽²⁾	2	V/ns

NOTES:

1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.

2. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

0.1

V

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 1.8V LVTTL⁽¹⁾

Symbol	Parameter	Test Co	onditions	Min.	Тур. ⁽⁸⁾	Max	Unit
Input Chara	cteristics						
Ін	Input HIGH Current	Vdd = 2.7V	$V_I = V_{DDQ}/GND$	-	_	±5	μA
١L	Input LOW Current	Vdd = 2.7V	VI = GND/VDDQ	-	_	±5	
Vik	Clamp Diode Voltage	Vdd = 2.3V, Iin =	-18mA	—	- 0.7	- 1.2	V
VIN	DC Input Voltage			- 0.3		VDDQ + 0.3	V
Single-End	ed Inputs ⁽²⁾						
Vih	DC Input HIGH			1.073(10)		—	V
VIL	DC Input LOW			—		0.683(11)	V
Differential	Inputs						
Vdif	DC Differential Voltage ^(3,9)			0.2		—	V
Vсм	DC Common Mode Input Voltage ^(4,9)			825	900	975	mV
VIH	DC Input HIGH ^(5,6,9)			Vref + 100		—	mV
VIL	DC Input LOW ^(5,7,9)			—		Vref - 100	mV
Vref	Single-Ended Reference Voltage ^(5,9)			_	900	—	mV
Output Cha	racteristics						
Vон	Output HIGH Voltage	Іон = -6mA		VDDQ - 0.4		_	V
		Іон = -100μА		VDDQ - 0.1			V
Vol	OutputLOWVoltage	Iol = 6mA		-		0.4	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. For 1.8V LVTTL single-ended operation, the RxS pin is MID and REF[1:0]/VREF[1:0] is left floating. If TxS is MID, FB/VREF2 should be left floating.

 $IOL = 100 \mu A$

3. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

4. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.

- 5. For single-ended operation in differential mode, REF_[1:0]/VREF_[1:0] is tied to the DC voltage VREF_[1:0]. The input is guaranteed to toggle within ±200mV of VREF_[1:0] when VREF_[1:0] is constrained within ±600mV and VDDI-600mV, where VDDI is the nominal 1.8V power supply of the device driving the REF_[1:0] input. To guarantee switching in voltage range specified in the JEDEC 1.8V LVTTL interface specification, VREF_[1:0] must be maintained at 900mV with appropriate tolerances.
- 6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 8. Typical values are at VDD = 2.5V, VDDQ = 1.8V, +25°C ambient.
- 9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)
- 10. This value is the worst case minimum VIII over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is VIII = 0.65 * VDD where VDD is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value (VIII = 0.65 * [1.8 0.15V]) rather than reference against a nominal 1.8V supply.
- 11. This value is the worst case maximum V_{IL} over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is $V_{IL} = 0.35 * V_{DD}$ where V_{DD} is 1.8V \pm 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value ($V_{IL} = 0.35 * [1.8 + 0.15V]$) rather than reference against a nominal 1.8V supply.

POWER SUPPLY CHARACTERISTICS FOR 1.8V LVTTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
Idda	Quiescent Vbb Power Supply Current ⁽³⁾	$V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	100	150	mA
		$\overline{PLL_EN} = HIGH, DS[1:0] = MM, nF[2:0] = LHH,$			
		FBF[2:0] = LHH, Outputs enabled, All outputs unloaded			
DDQQ	Quiescent VDDQ Power Supply Current ⁽³⁾	$V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	1.8	50	μA
		$\overline{PLL_EN} = HIGH, DS[1:0] = MM, nF[2:0] = LHH,$			
		FBF[2:0] = LHH, Outputs enabled, All outputs unloaded			
Iddpd	Power Down Current	$V_{DD} = Max., \overline{PD} = LOW, \overline{nSOE} = LOW, \overline{PLL_EN} = HIGH$	1.7	5	mA
Iddd	Dynamic Vod Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	22	30	μA/MHz
	Current per Output				
Idddq	Dynamic Vodo Power Supply	$V_{DD} = Max., V_{DDQ} = Max., C_L = 0pF$	22	30	μA/MHz
	Current per Output				
Ітот	Total Power VDD Supply Current ⁽⁴⁾	VDDQ = 1.8V., FVCO = 100MHz, CL = 15pF	120	180	mA
		VDDQ = 1.8V., FVCO = 250MHz, CL = 15pF	160	240	
Ιτοτο	Total Power VDDQ Supply Current ⁽⁴⁾	VDDQ = 1.8V., FVCO = 100MHz, CL = 15pF	55	80	mA
		VDDQ = 1.8V., FVCO = 250MHz, CL = 15pF	170	255]

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

2. The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

4. FS = HIGH.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR 1.8V LVTTL

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	Vddi	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	Vddi/2	mV
Vthi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	1.8	V/ns

NOTES:

1. VDDI is the nominal 1.8V supply (1.8V ± 0.15V) of the part or source driving the input. A nominal 1.8V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

2. A nominal 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1.8V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

SINGLE-ENDED INPUT AC TEST CONDITIONS FOR 1.8V LVTTL

Symbol	Parameter	Value	Units
Vih	Input HIGH Voltage ⁽¹⁾	Vddi	V
VIL	InputLOWVoltage	0	V
Vтні	Input Timing Measurement Reference Level ⁽²⁾	Vddi/2	mV
tr, tr	Input Signal Edge Rate ⁽³⁾	2	V/ns

NOTES:

1. VDDI is the nominal 1.8V supply (1.8V \pm 0.15V) of the part or source driving the input.

2. A nominal 900mV timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.

3. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter		Min.	Тур.	Max	Unit
FNOM	VCO Frequency Range	see	Programmable S	ikew Range	and Resolution	Table
t RPW	Reference Clock Pulse Width HIGH or LOV	V	1	_	_	ns
tepw	Feedback Input Pulse Width HIGH or LOW		1	—	—	ns
tu	Programmable Skew Time Unit		see Cor	ntrol Summa	ary Table	
tsк(в)	Output Matched Pair Skew ^(1,2,4)		—	_	50	ps
tsк(o)	Output Skew (Rise-Rise, Fall-Fall, Nominal)		-	_	100	ps
tsκ1(ω)	Multiple Frequency Skew (Rise-Rise, Fall-F	· · · · ·	—	_	100	ps
tsκ2(ω)	Multiple Frequency Skew (Rise-Fall, Nomin	al-Divided, Divided-Divided) ^(1,3,4)	—	_	400	ps
tsk1(inv)	Inverting Skew (Nominal-Inverted) ^(1,3)		—	_	400	ps
tsk2(INV)	Inverting Skew (Rise-Rise, Fall-Fall, Rise-Fa	all, Inverted-Divided) ^(1,3,4)	_	_	400	ps
tsk(pr)	Process Skew ^(1,3.5)		—	_	300	ps
t(φ)	REF Input to FB Static Phase Offset ⁽⁶⁾		-100	_	100	ps
todcv	Output Duty Cycle Variation from 50% ⁽⁷⁾	HSTL, eHSTL, 1.8V LVTTL	-375		375	ps
		2.5VLVTTL	-275		275	
torise	Output Rise Time ⁽⁸⁾	HSTL, eHSTL, 1.8V LVTTL	—	_	1.2	ns
		2.5VLVTTL	_	_	1	
tofall	Output Fall Time ⁽⁸⁾	HSTL, eHSTL, 1.8V LVTTL	—	_	1.2	ns
		2.5VLVTTL	_		1	
tL	Power-up PLL Lock Time ⁽⁹⁾		—	_	1	ms
t∟(ω)	PLL Lock Time After Input Frequency Change		—	_	1	ms
tl(REFSEL1)	PLL Lock Time After Change in REF_SEL (—	_	100	μs
tl(REFSEL2)	PLL Lock Time After Change in REF_SEL (F	REF1 and REF0 are different frequency) ⁽⁹⁾	—	_	1	ms
tl(pd)	PLL Lock Time After Asserting PD Pin ⁽⁹⁾		—	_	1	ms
tлт(cc)	Cycle-to-Cycle Output Jitter (peak-to-peak) ⁽¹	0)	—	50	75	ps
UIT(PER)	Period Jitter (peak-to-peak) ⁽¹⁰⁾			-	75	ps
UIT(HP)	Half Period Jitter (peak-to-peak, QFB/QFB)	Half Period Jitter (peak-to-peak, QFB/QFB) ^(10,12)			125	ps
tjit(duty)	Duty Cycle Jitter (peak-to-peak)		_		100	ps
Vox	HSTL and eHSTL Differential True and Com QFB/QFB only ⁽¹²⁾	plementary Output Crossing Voltage Level,	Vddo/2 - 150	Vddq/2	Vddq/2 + 150	mV

NOTES:

- 1. Skew is the time between the earliest and latest output transition among all outputs for which the same tu delay has been selected, and when all outputs are loaded with the specified load.
- 2. tsk(B) is the skew between a pair of outputs (nQ0 and nQ1) when all outputs are selected as the same class.
- 3. The measurement is made at VDDO/2.
- 4. There are three classes of outputs: nominal (multiple of tu delay), inverted, and divided (divide-by-2 or divide-by-4 mode).
- 5. tsk(PR) is the output to corresponding output skew between any two devices operating under the same conditions (Vob and Vobo, ambient temperature, air flow, etc.).
- 6. t(φ) is measured with REF and FB the same type of input, the same rise and fall times. For TxS/RxS = MID or HIGH, the measurement is taken from VTHI on REF to VTHI on FB. For TxS/RxS = LOW, the measurement is taken from the crosspoint of REF/REF to the crosspoint of FB/FB. All outputs are set to 0tu, FB input divider set to divide-by-one, and FS = HIGH.
- 7. topcv is measured with all outputs selected for Otu.
- 8. Output rise and fall times are measured between 20% to 80% of the actual output voltage swing.
- tL, tL(ω), tL(REFSEL1), tL(REFSEL2), and tL(PD) are the times that are required before the synchronization is achieved. These specifications are valid only after VDD/VDD0 is stable and within the normal operating limits. These parameters are measured from the application of a new signal at REF or FB, or after PD is (re)asserted until t(φ) is within specified limits.
- 10. The jitter parameters are measured with all outputs selected for 0tu, FB input divider is set to divide-by-one, and FS = HIGH.
- 11. Both REF inputs must be the same frequency, but up to $\pm 180^\circ$ out of phase.
- 12. For HSTL/eHSTL outputs only.

AC DIFFERENTIAL INPUT SPECIFICATIONS⁽¹⁾

Symbol	Parameter	Min.	Тур.	Max	Unit
tw	Reference/Feedback Input Clock Pulse Width HIGH or LOW (HSTL/eHSTL outputs) ⁽²⁾	1	_	_	ns
	Reference/Feedback Input Clock Pulse Width HIGH or LOW (2.5V / 1.8V LVTTL outputs) ⁽²⁾	1	-	_	
HSTL/eHSTL	1.8V LVTTL/2.5V LVTTL				
Vdif	AC Differential Voltage ⁽³⁾	400	_	_	mV
Vih	AC Input HIGH ^(4,5)	Vx + 200	_	_	mV
Vil	AC Input LOW ^(4,6)	_	_	Vx - 200	mV
LVEPECL					
Vdif	AC Differential Voltage ⁽³⁾	400	_	_	mV
Vih	AC Input HIGH ⁽⁴⁾	1275	_	_	mV
Vil	AC Input LOW ⁽⁴⁾	_	_	875	mV
		•			

NOTES:

1. For differential input mode, RxS is tied to GND.

2. Both differential input signals should not be driven to the same level simultaneously. The input will not change state until the inputs have crossed and the voltage range defined by VDIF has been met or exceeded.

3. Differential mode only. VDF specifies the minimum input voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. The AC differential voltage must be achieved to guarantee switching to a new state.

4. For single-ended operation, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0]. Refer to each input interface's DC specification for the correct VREF[1:0] range.

5. Voltage required to switch to a logic HIGH, single-ended operation only.

6. Voltage required to switch to a logic LOW, single-ended operation only.

AC TIMING DIAGRAM



NOTE:

1. The AC TIMING DIAGRAM applies to PE = Vob. For PE = GND, the negative edge of FB aligns with the negative edge of REF[1:0], divided outputs change on the negative edge of REF[1:0], and the positive edges of the divide-by-2 and divide-by-4 signals align.

JITTER AND OFFSET TIMING WAVEFORMS



Duty-Cycle Jitter





NOTE: 1. 1/fo = average period.



Half-Period jitter

NOTE: 1. 1/fo = average period.

TEST CIRCUITS AND CONDITIONS



Test Circuit for Differential Input⁽¹⁾

DIFFERENTIAL INPUT TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit
R1	100	Ω
R2	100	Ω
Vddi	Vсм*2	V
	HSTL: Crossing of REF[1:0] and REF[1:0] eHSTL: Crossing of REF[1:0] and REF[1:0]	
Vтнi	LVEPECL: Crossing of REF[1:0] 1.8V LVTTL: VDDI/2 2.5V LVTTL: VDD/2	V

NOTE:

1. This input configuration is used for all input interfaces. For single-ended testing, the $\overline{\text{REF}}_{[1:0]}$ must be left floating. For testing single-ended in differential input mode, the $\overline{\text{VN}}$ should be floating.



Test Circuit for Outputs

OUTPUT TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit
	VDDQ = Interface Specified	
CL	15	pF
R1	100	Ω
R2	100	Ω
Vтно	Vdda / 2	V
SW1	TxS = MID or HIGH	Open
	TxS = LOW	Closed



Test Circuit for Differential Feedback

DIFFERENTIAL FEEDBACK TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit
	VDDQ = Interface Specified	
CL	15	pF
R1	100	Ω
R2	100	Ω
Vox	HSTL: Crossing of QFB and $\overline{\text{QFB}}$	V
	eHSTL: Crossing of QFB and $\overline{\text{QFB}}$	
Vтно	1.8V LVTTL: Vddq/2	V
	2.5V LVTTL: VDDO/2	
SW1	TxS = MID or HIGH	Open
	TxS = LOW	Closed

ORDERING INFORMATION



REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
A		1	PDN - Product Discontinuance Notice	5/21/13

We've Got Your Timing Solution.



6024 Silver Creek Valley Road San Jose, CA 95138

Sales 800-345-7015 (inside USA) +408-284-8200 (outside USA)

www.IDT.com/go/contactIDT

Fax: 408-284-2775

Tech Support netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products or any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2013. All rights reserved.