

# STK14D88 32Kx8 AutoStore nvSRAM

## Features

- 25, 35, 45 ns Read Access and R/W Cycle Time
- Unlimited Read/Write Endurance
- Automatic Nonvolatile STORE on Power Loss
- Nonvolatile STORE Under Hardware or Software Control
- Automatic RECALL to SRAM on Power Up
- Unlimited RECALL Cycles
- 200K STORE Cycles
- 20-Year Nonvolatile Data Retention
- Single 3.0V +20%, -10% Power Supply
- Commercial, Industrial Temperatures
- Small Footprint SOIC and SSOP Packages (RoHS-Compliant)

# Description

The Cypress STK14D88 is a 256Kb fast static RAM with a nonvolatile Quantum Trap storage element included with each memory cell.

The SRAM provides fast access and cycle times, ease of use, and unlimited read and write endurance of a normal SRAM.

Data transfers automatically to the nonvolatile storage cells when power loss is detected (the STORE operation). On power up, data is automatically restored to the SRAM (the RECALL operation). Both STORE and RECALL operations are also available under software control.

The Cypress nvSRAM is the first monolithic nonvolatile memory to offer unlimited writes and reads. It is the highest performance, most reliable nonvolatile memory available.



**Cypress Semiconductor Corporation** Document Number: 001-52037 Rev. \*A 198 Champion Court

٠

San Jose, CA 95134-1709 • 408-943-2600 Revised December 01, 2009



# **STK14D88**

# Contents

Features 1	nvSRAM Operation
Description 1	nvSRAM
Logic Block Diagram 1	SRAM READ.
Contents 2	SRAM WRITE AutoStore Ope
Pin Configurations 3	Hardware STC
Pin Descriptions 3	Software STO
Absolute Maximum Ratings 4	Software REC
DC Characteristics 4	Data Protectio
AC Test Conditions 5	Best Practices
Capacitance 5	Low Average A Noise Conside
SRAM READ Cycles #1 and #2 6	Preventing Au
SRAM WRITE Cycle #1 and #2 7	Part Numbering N
AutoStore/POWER UP RECALL 8	Package Diagram
Software-Controlled STORE/RECALL Cycle 9	Document History
Hardware STORE Cycle 10	Sales, Solutions,
Soft Sequence Commands 10	Worldwide Sa
Mode Selection 11	
	\$O`
	$\mathbf{O}$
Mode Selection1	

nvSRAM Operation	12
nvSRAM	12
SRAM READ	12
SRAM WRITE	12
AutoStore Operation	12
Hardware STORE (HSB) Operation	12
Software STORE	12
Software RECALL	13
Data Protection	13
Data Protection Best Practices	13
	13
	14
	14
Part Numbering Nomenclature	16
Package Diagrams	17
Document History Page	19
Sales, Solutions, and Legal Information	19
	19
	19

Document Number: 001-52037 Rev. \*A



# **Pin Configurations**



#### Figure 1. Pin Diagram 48-Pin SSOP/32-SOIC

## **Pin Descriptions**

Pin Name	I/O	Description
A <sub>14</sub> -A <sub>0</sub>	Input	Address: The 15 address inputs select one of 32,768 bytes in the nvSRAM array
DQ <sub>7</sub> -DQ <sub>0</sub>	I/O	Data: Bi-directional 8-bit data bus for accessing the nvSRAM
Ē	Input	Chip Enable: The active low $\overline{E}$ input selects the device
W	Input	Write Enable: The active low $\overline{W}$ enables data on the DQ pins to be written to the address location latched by the falling edge of $\overline{E}$
G	Input	<b>Output Enable</b> : The active low $\overline{G}$ input enables the data output buffers during read cycles. De-asserting $\overline{G}$ high caused the DQ pins to tri-state.
V <sub>CC</sub>	Power Supply	<b>Power</b> : 3.0V, +20%, -10%
HSB	1/0	<b>Hardware Store Busy</b> : When low this output indicates a Store is in progress. When pulled low external to the chip, it initiates a nonvolatile STORE operation. A weak pull up resistor keeps this pin high if not connected. (Connection Optional).
V <sub>CAP</sub>	Power Supply	AutoStore Capacitor: Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile storage elements.
V <sub>SS</sub>	Power Supply	Ground
NC	No Connect	Unlabeled pins have no internal connections.

#### Note

1. See "Package Diagrams" on page 16 for detailed package size specifications.



# **Absolute Maximum Ratings**

Voltage on Input Relative to Ground0.5V to 4.1V
Voltage on Input Relative to V $_{\rm SS}$ 0.6V to (V $_{\rm CC}$ + 0.5V)
Voltage on DQ <sub>0-7</sub> or $\overline{\text{HSB}}$ 0.5V to (V <sub>CC</sub> + 0.5V)
Temperature under Bias55°C to 125°C
Storage Temperature65°C to 140°C
Power Dissipation 1W
DC Output Current (1 output at a time, 1s duration) 15 mA

## NF (SOP-32) PACKAGE THERMAL CHARACTERISTICS

 $\begin{array}{l} \theta_{jc} \ 5.4 \ C/W; \ \theta_{ja} \ 44.3 \ [0 \ fpm], \ 37.9 \ [200 \ fpm], \ 35.1 \ C/W \ [500 \ fpm]. \end{array}$ 

## **DC Characteristics**

 $(V_{CC} = 2.7V - 3.6V)$ 

**Note:** Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



· · · · · · · · · · · · · · · · · · ·	., v-3.6v)						
Symbol	Parameter <sup>[2]</sup>	Comr	nercial	Indu	strial	Unit	Notes
Cymbol	i urumotor	Min	Max	Min	Max	Unit	1000
I <sub>CC1</sub>	Average V <sub>CC</sub> Current		65 55 50	40	70 60 55	mA mA mA	$\begin{array}{l} t_{AVAV} = 25 \text{ ns} \\ t_{AVAV} = 35 \text{ ns} \\ t_{AVAV} = 45 \text{ ns} \\ \text{Dependent on output loading and} \\ \text{cycle rate. Values obtained without} \\ \text{output loads.} \end{array}$
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE		3		3	mA	All Inputs Don't Care, V <sub>CC</sub> = max Average current for duration of STORE cycle (t <sub>STORE</sub> )
I <sub>CC3</sub>	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200ns 3V, 25°C, Typical		10		10	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels Dependent on output loading and cycle rate. Values obtained without output loads.
I <sub>CC4</sub>	Average V <sub>CAP</sub> Current during AutoStore Cycle		3		3	mA	All Inputs Don't Care Average current for duration of STORE cycle (t <sub>STORE</sub> )
I <sub>SB</sub>	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Input Levels)		3		3	mA	$\label{eq:constraint} \begin{split} \overline{E} &\geq (V_{CC} - 0.2V) \\ \text{All Others } V_{IN} &\leq 0.2V \text{ or } \geq (V_{CC} - 0.2V) \\ \text{Standby current level after nonvolatile} \\ \text{cycle complete} \end{split}$
I <sub>ILK</sub>	Input Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>OLK</sub>	Off State Output Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$ , $\overline{E}$ or $\overline{G} \ge V_{IH}$
V <sub>IH</sub>	Input Logic "1" Voltage	2.0	V <sub>CC</sub> + .5	2.0	V <sub>CC</sub> + .5	V	All Inputs
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> – .5	0.8	V <sub>SS</sub> – .5	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	I <sub>OUT</sub> =-2 mA
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 4 mA

#### Note:

2. The  $\overline{\text{HSB}}$  pin has I<sub>OUT</sub>=-10uA for V<sub>OH</sub> of 2.4V, this parameter is characterized but not tested



# DC Characteristics (continued)

 $(V_{CC} = 2.7V-3.6V)$ 

Symbol	Parameter <sup>[2]</sup>	Comm	nercial	Indu	strial	Unit	Notes						
Symbol	Farameter	Min	Max	Min	Max	Unit	Notes						
T <sub>A</sub>	Operating Temperature	0	70	-40	85	°C							
V <sub>CC</sub>	Operating Voltage	2.7	3.6	2.7	3.6	V	3.3V +20%, -10%						
V <sub>CAP</sub>	Storage Capacitance	17	120	17	120	μF	Between $V_{CAP}$ pin and $V_{SS}$ , 5V Rated						
DATA <sub>R</sub>	Data Retention	20		20		K							
NV <sub>C</sub>	Nonvolatile STORE Operations	200		200		Years	At 55°C						
Input Pul Input Ris Input and	st Conditions se Levels e and Fall Times d Output Timing Reference Levels oadSee Figur		<u>&lt;</u> 5 ns . 1.5V				Design						
	Figure 2. AC Output Loading												

# **AC Test Conditions**

Input Pulse Levels	0V to 3V
Input Rise and Fall Times	<u>&lt;</u> 5 ns
Input and Output Timing Reference Le	evels 1.5V
Output LoadSee	Figure 2 and Figure 3



Figure 3. AC Output Loading for Tri-state Specs ( $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WLQZ}$ ,  $t_{WHQZ}$ ,  $t_{GLQX}$ ,  $t_{GHQZ}$ 



# Capacitance

Parameter <sup>[3]</sup>	Description	Description Test Conditions		Unit	Conditions
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	7	pF	$\Delta V = 0$ to $3V$
C <sub>OUT</sub>	Output Capacitance		7	pF	$\Delta V = 0$ to $3V$



## SRAM READ Cycles #1 and #2

NO.		Symbols		Parameter	STK14	D88-25	STK14	D88-35	STK14	D88-45	Unit
NO.	#1	#2	Alt.	Farameter	Min	Max	Min	Max	Min	Max	Unit
1		t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		35		45	ns
	t <sub>AVAV</sub> <sup>[4]</sup>	t <sub>ELEH</sub> <sup>[4]</sup>	t <sub>RC</sub>	Read Cycle Time	25		35		45		ns
3	t <sub>AVQV</sub> <sup>[5]</sup>	t <sub>AVQV</sub> <sup>[5]</sup>	t <sub>AA</sub>	Address Access Time		25		35		45	ns
4		t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		12		15		20	ns
5	t <sub>AXQX</sub> <sup>[5]</sup>	t <sub>AXQX</sub> <sup>[5]</sup>	t <sub>OH</sub>	Output Hold after Address Change	3		3		3		ns
6		t <sub>ELQX</sub>	t <sub>LZ</sub>	Address Change or Chip Enable to Output Active	3		3	X	3		ns
7		t <sub>EHQZ</sub> <sup>[6]</sup>	t <sub>HZ</sub>	Address Change or Chip Disable to Output Inactive		10		13		15	ns
8		t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns
9		t <sub>GHQZ</sub> [6]	t <sub>OHZ</sub>	Output Disable to Output Inactive		10		13		15	ns
10		t <sub>ELICCH</sub> <sup>[3]</sup>	t <sub>PA</sub>	Chip Enable to Power Active	0	2	0		0		ns
11		t <sub>EHICCL</sub> <sup>[3]</sup>	t <sub>PS</sub>	Chip Disable to Power Standby		25		35		45	ns





Figure 5. SRAM READ Cycle 2: E Controlled [4, 7]



Wotes
W must be high during SRAM READ cycles.
Device is continuously selected with E and G both low.
Measured ± 200 mV from steady state output voltage.
HSB must remain high during READ and WRITE cycles.



## SRAM WRITE Cycle #1 and #2

	Symbols		Baramatar	STK14D88-25		STK14	D88-35	STK14D88-45		Unit
#1	#2	Alt.	Farameter	Min	Max	Min	Max	Min	Max	Unit
t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	25		35		45		ns
t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	20		25		30		ns
t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		25		30		ns
t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	10		12		15		ns
t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		0		ns
t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		25		-30		ns
t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0	Ç	0		ns
t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		0		ns
t <sub>WLQZ</sub> [6, 8]		t <sub>WZ</sub>	Write Enable to Output Disable		10	6	13		15	ns
t <sub>WHQX</sub>		t <sub>OW</sub>	Output Active after End of Write	3		3	2	3		ns
	#1       tAVAV       tWLWH       tELWH       tDVWH       tAVAV       tAVAV       tWHDX       tAVWH       tAVWH       tAVWL       tWHAX       tWLAZ	#1     #2       t <sub>AVAV</sub> t <sub>AVAV</sub> t <sub>WLWH</sub> t <sub>WLEH</sub> t <sub>ELWH</sub> t <sub>ELEH</sub> t <sub>DVWH</sub> t <sub>DVEH</sub> t <sub>WHDX</sub> t <sub>EHDX</sub> t <sub>AVWH</sub> t <sub>AVEH</sub> t <sub>AVWH</sub> t <sub>AVEH</sub> t <sub>AVWL</sub> t <sub>AVEL</sub> t <sub>MHAX</sub> t <sub>EHAX</sub>	#1#2Alt.tAVAVtAVAVtWCtWLWHtWLEHtWPtELWHtELEHtCWtDVWHtDVEHtDWtWHDXtEHDXtDHtAVWHtAVEHtAWtAVWHtAVELtAStWHAXtEHAXtWRtWLAZtAXELtWR	#1 #2 Alt. Parameter   t <sub>AVAV</sub> t <sub>AVAV</sub> t <sub>WC</sub> Write Cycle Time   t <sub>WLWH</sub> t <sub>WLEH</sub> t <sub>WP</sub> Write Pulse Width   t <sub>ELWH</sub> t <sub>ELEH</sub> t <sub>CW</sub> Chip Enable to End of Write   t <sub>DVWH</sub> t <sub>DVEH</sub> t <sub>DW</sub> Data Set-up to End of Write   t <sub>WHDX</sub> t <sub>EHDX</sub> t <sub>DH</sub> Data Hold after End of Write   t <sub>AVWH</sub> t <sub>AVEH</sub> t <sub>AW</sub> Address Set-up to End of Write   t <sub>AVWH</sub> t <sub>AVEL</sub> t <sub>AS</sub> Address Set-up to Start of Write   t <sub>WHAX</sub> t <sub>EHAX</sub> t <sub>WR</sub> Address Hold after End of Write	#1#2Alt.ParameterMintAVAVtAVAVtWCWrite Cycle Time25tWLWHtWLEHtWPWrite Pulse Width20tELWHtELEHtCWChip Enable to End of Write20tDVWHtDVEHtDWData Set-up to End of Write10tWHDXtEHDXtDHData Hold after End of Write0tAVWHtAVEHtAWAddress Set-up to End of Write0tAVWHtAVELtAWAddress Set-up to End of Write0tWHAXtEHAXtWRAddress Set-up to Start of Write0tWLQZtAVELtASAddress Hold after End of Write0	#1#2Alt.ParametertAVAVtAVAVtWCWrite Cycle Time25tWLWHtWLEHtWPWrite Pulse Width20tELWHtELEHtCWChip Enable to End of Write20tDVWHtDVEHtDWData Set-up to End of Write10tWHDXtEHDXtDHData Hold after End of Write0tAVWHtAVEHtAWAddress Set-up to End of Write0tAVWHtAVELtAWAddress Set-up to End of Write0tWHAXtEHAXtWRAddress Set-up to Start of Write0tWLQZtAVELtASAddress Hold after End of Write0	#1#2Alt.ParameterMinMaxMin $t_{AVAV}$ $t_{AVAV}$ $t_{WC}$ Write Cycle Time2535 $t_{WLWH}$ $t_{WLEH}$ $t_{WP}$ Write Pulse Width2025 $t_{ELWH}$ $t_{ELEH}$ $t_{CW}$ Chip Enable to End of Write2025 $t_{DVWH}$ $t_{DVEH}$ $t_{DW}$ Data Set-up to End of Write1012 $t_{WHDX}$ $t_{EHDX}$ $t_{DH}$ Data Hold after End of Write00 $t_{AVWH}$ $t_{AVEH}$ $t_{AW}$ Address Set-up to End of Write00 $t_{AVWL}$ $t_{AVEL}$ $t_{AS}$ Address Set-up to Start of Write00 $t_{WLQZ}^{[6, 8]}$ $t_{WZ}$ Write Enable to Output Disable1010	#1#2Alt.ParameterMinMaxMinMax $t_{AVAV}$ $t_{AVAV}$ $t_{WC}$ Write Cycle Time2535 $t_{WLWH}$ $t_{WLEH}$ $t_{WP}$ Write Pulse Width2025 $t_{ELWH}$ $t_{ELEH}$ $t_{CW}$ Chip Enable to End of Write2025 $t_{DVWH}$ $t_{DVEH}$ $t_{DW}$ Data Set-up to End of Write1012 $t_{WHDX}$ $t_{EHDX}$ $t_{DH}$ Data Hold after End of Write00 $t_{AVWH}$ $t_{AVEH}$ $t_{AW}$ Address Set-up to End of Write00 $t_{AVWL}$ $t_{AVEL}$ $t_{AS}$ Address Set-up to Start of Write00 $t_{WLQZ}^{[6, 8]}$ $t_{WZ}$ Write Enable to Output Disable1013	#1#2Alt.ParameterMinMaxMinMaxMin $t_{AVAV}$ $t_{AVAV}$ $t_{WC}$ Write Cycle Time253545 $t_{WLWH}$ $t_{WLEH}$ $t_{WP}$ Write Pulse Width202530 $t_{ELWH}$ $t_{ELEH}$ $t_{CW}$ Chip Enable to End of Write202530 $t_{DVWH}$ $t_{DVEH}$ $t_{DW}$ Data Set-up to End of Write101215 $t_{WHDX}$ $t_{EHDX}$ $t_{DH}$ Data Hold after End of Write000 $t_{AVWH}$ $t_{AVEH}$ $t_{AW}$ Address Set-up to End of Write000 $t_{AVWL}$ $t_{AVEL}$ $t_{AS}$ Address Set-up to Start of Write000 $t_{WLQZ}^{[6, 8]}$ $t_{WZ}$ Write Enable to Output Disable101313	#1#2Alt.ParameterMinMaxMinMaxMinMax $t_{AVAV}$ $t_{AVAV}$ $t_{WC}$ Write Cycle Time253545 $t_{WLWH}$ $t_{WLEH}$ $t_{WP}$ Write Pulse Width202530 $t_{ELWH}$ $t_{ELEH}$ $t_{CW}$ Chip Enable to End of Write202530 $t_{DVWH}$ $t_{DVEH}$ $t_{DW}$ Data Set-up to End of Write101215 $t_{WHDX}$ $t_{EHDX}$ $t_{DH}$ Data Hold after End of Write000 $t_{AVWH}$ $t_{AVEH}$ $t_{AW}$ Address Set-up to End of Write000 $t_{AVWH}$ $t_{AVEL}$ $t_{AS}$ Address Set-up to End of Write000 $t_{WHAX}$ $t_{EHAX}$ $t_{WR}$ Address Set-up to Start of Write000 $t_{WLQZ}^{[6, 8]}$ $t_{WZ}$ Write Enable to Output Disable101315





- $\begin{array}{l} \textbf{Notes} \\ \textbf{8.} \quad \underline{\text{If } W \ \underline{is} \ \text{low when } \overline{\text{E}} \ \text{goes low, the outputs remain in the high-impedance state.}} \\ \textbf{9.} \quad \overline{\text{E} \ \text{or } W \ \text{must be} \geq V_{IH} \ \text{during address transitions.}} \end{array}$



# AutoStore/POWER UP RECALL

No.	Symbols	Alt.	Parameter	STK1	Unit	Notes	
NO.	Symbols	Alt.		Min	Max	Unit	Notes
22	t <sub>RECALL</sub>		Power up RECALL Duration		20	ms	10
23	t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		12.5	ms	11, 12
24	V <sub>SWITCH</sub>		Low Voltage Trigger Level		2.65	V	
25	V <sub>CCRISE</sub>		Vcc Rise Time	150		μS	



Note: Read and Write cycles are ignored during STORE, RECALL, and while  $V_{\text{CC}}$  is below  $V_{\text{SWITCH}}$ 

Notes

10. t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.
11. If an SRAM WRITE has not taken place since the last nonvolatile cycle, no STORE will take place.

12. Industrial Grade Devices require 15 ms Max.



# Software-Controlled STORE/RECALL Cycle<sup>[13, 14]</sup>

No.	Syn	nbols		STK14D88-25		STK14D88-35		STK14D88-45			
140.	E Cont	Alternate	Parameter	Min	Max	Min	Max	Min	Max	Unit	Notes
26	t <sub>AVAV</sub>	t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	25		35		45		ns	14
27	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Setup Time	0		0		0		ns	
28	t <sub>ELEH</sub>	t <sub>CW</sub>	Clock Pulse Width	20		25		30		ns	
29	t <sub>EHAX</sub>		Address Hold Time	1		1		1		ns	
30	t <sub>RECALL</sub>		RECALL Duration		50		50	5	50	μS	



#### Notes

13. The software sequence is clocked on the falling edge of  $\overline{E}$  controlled READs. 14. The six consecutive addresses must be read in the order listed in the software STORE/RECALL Mode Selection Table.  $\overline{W}$  must be high during all six consecutive cycles



# Hardware STORE Cycle

NO.	Symbols		Parameter	STK1	4D88	Unit	Notes
NO.	Standard	Alternate	raidilietei	Min	Max	Onit	NOLES
31	t <sub>DELAY</sub>	t <sub>HLQZ</sub>	Hardware STORE to SRAM Disabled	1	70	μs	15
32	t <sub>HLHX</sub>		Hardware STORE Pulse Width	15		ns	



# **Soft Sequence Commands**

NO.	Symbols	Parameter	STK1	4D88	Unit	Notes
NO.	Standard	arameter	Min	Max	Onic	Notes
33	t <sub>SS</sub>	Soft Sequence Processing Time		70	μs	16, 17



#### Notes

- 15. Read and Write cycles in progress before HSB is asserted are given this minimum amount of time to complete.
- 16. This is the amount of time that it takes to take action on a soft sequence command. Vcc power must remain high to effectively register command.
- 17. Commands like Store and Recall lock out I/O until operation is complete which further increases this time. See specific command.



# **Mode Selection**

E	W	G	A <sub>14</sub> -A <sub>0</sub>	Mode	ю	Power	Notes
Н	Х	Х	Х	Not Selected	Output High Z	Standby	
L	Н	L	Х	Read SRAM	Output Data	Active	
L	L	Х	Х	Write SRAM	Input Data	Active	
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x03F8	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data Output Data Output Data Output Data Output Data Output Data Output Data	Active	18, 19, 20
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x07F0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data Output Data Output Data Output Data Output Data Output Data	Active	18, 19, 20
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Store	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	18, 19, 20
L	н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output High Z Output Data Output Data Output Data Output Data Output High Z	I <sub>CC2</sub> Active	18, 19, 20

NotRecomme

#### Notes

18. The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

While there are 15 addresses on the STK14D88, only the lower 14 are used to control software modes
I/O state depends on the state of G. The I/O table shown assumes G low.





## nvSRAM Operation

#### nvSRAM

The STK14D88 nvSRAM is made up of two functional components paired in the same physical cell. These are the SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates like a standard fast static RAM. Data in the SRAM can be transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture allows all cells to be stored and recalled in parallel. During the STORE and RECALL operations SRAM READ and WRITE operations are inhibited. The STK14D88 supports unlimited read and writes like a typical SRAM. In addition, it provides unlimited RECALL operafrom the nonvolatile cells and up to 200K STORE operations.

#### SRAM READ

The STK14D88 performs a READ cycle whenever E and G are low while W and HSB are high. The address specified on pins A<sub>0-16</sub> determine which of the 32,768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t<sub>AVQV</sub> (READ cycle #1). If the READ is initiated by E and G, the outputs will be valid at t<sub>ELQV</sub> or at t<sub>GLQV</sub>, whichever is later (READ cycle #2). The data outputs repeatedly respond to address changes within the t<sub>AVQV</sub> access time without the need for transitions on any control input pins, and remain valid until another address change or until either E or G is brought high, or W or HSB is brought low.

#### SRAM WRITE

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low and HSB is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> will be written into memory if it is valid t<sub>D/WH</sub> before the end of a W controlled WRITE or t<sub>DVEH</sub> before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that G be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left low, internal circuitry will turn off the output buffers  $t_{WLQZ}$  after w goes low.

#### AutoStore Operation

The STK14D88 stores data to nvSRAM using one of three storage operations. These three operations are Hardware Store (activated by HSB), Software Store (activated by an address sequence), and AutoStore (on power down).

AutoStore operation is a unique feature of Cypress Quantum Trap technology is enabled by default on the STK14D88.

During normal operation, the device will draw current from V<sub>CC</sub> to charge a capacitor connected to the V<sub>CAP</sub> pin. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the V<sub>CC</sub> pin drops below VSWITCH, the part will automatically disconnect the V<sub>CAP</sub> pin from V<sub>CC</sub>. A STORE operation will be initiated with power provided by the V<sub>CAP</sub> capacitor.

Figure 12 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic store operation. Refer to the DC CHARAC-TERISTICS table for the size of the capacitor. The voltage on the

 $V_{CAP}$  pin is driven to 5V by <u>a charge pump</u> internal to the chip. A pull up should be placed on W to hold it inactive during power up.

To reduce unneeded nonvolatile stores, AutoStore and Hardware Store operations will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place. The HSB signal can be monitored by the system to detect an AutoStore cycle is in progress.

#### Figure 12. AutoStore Mode



#### Hardware STORE (HSB) Operation

The STK14D88 provides the HSB pin for <u>controlling</u> and acknowledging the STORE operations. The HSB <u>pin</u> <u>can</u> be used to request a hardware STORE cycle. When the HSB pin is driven low, the STK14D88 will conditionally initiate a STORE operation after  $t_{DELAY}$ . An actual STORE cycle will only begin if a WRITE to the SRAM took place since the last STORE or RECALL cycle. The HSB pin has a very resistive pull up and is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress. This pin should be externally pulled up if it is used to drive other inputs.

<u>SRAM READ and WRITE operations that are in progress when</u> HSB is driven low by any means are given <u>time</u> to complete before the STORE operation is initiated. After HSB goes low, the STK14D88 continues SRAM operations for t<sub>DELAY</sub>. During t<sub>DELAY</sub>, multiple SRAM REA<u>D</u> operations may take place. If a WRITE is in progress when HSB is pulled low, it will be allowed a time, t<sub>DELAY</sub>, to complete. However, any SRAM WRITE cycles requested after HSB goes low will be inhibited until HSB returns high.

If HSB is not used, it should be left unconnected.

#### Software STORE

Data can be transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK14D88 software STORE cycle is initiated by executing sequential E controlled READ cycles from six specific address locations in exact order. During the STORE cycle, previous data is erased and then the new data is programmed into the nonvolatile elements. Once a STORE cycle is initiated, further memory inputs and outputs are disabled until the cycle is completed.



To initiate the software STORE cycle, the following READ sequence must be performed:

- 1. Read Address 0x0E38, Valid READ
- 2. Read Address 0x31C7, Valid READ
- 3. Read Address 0x03E0, Valid READ
- 4. Read Address 0x3C1F, Valid READ
- 5. Read Address 0x303F, Valid READ
- 6. Read Address 0x0FC0, Initiate STORE Cycle

After the sixth address in the sequence has been entered, the STORE cycle begins and the chip is disabled. It is important that READ cycles and not WRITE cycles be used in the sequence. After the t<sub>STORE</sub> cycle time has been fulfilled, the SRAM is again activated for READ and WRITE operation.

### Software RECALL

Data can be transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{E}$  controlled READ operations must be performed:

- 1. Read Address 0x0E38, Valid READ
- 2. Read Address 0x31C7, Valid READ
- 3. Read Address 0x03E0, Valid READ
- 4. Read Address 0x3C1F, Valid READ
- 5. Read Address 0x303F, Valid READ
- 6. Read Address 0x0C63, Initiate RECALL Cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the t<sub>RECALL</sub> cycle time, the SRAM will once again be ready for READ or WRITE operations. The RECALL operation in no way alters the data in the nonvolatile storage elements.

## **Data Protection**

The STK14D88 protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low-voltage condition is detected when  $V_{CC}$ <br/>V\_SWITCH-

If the STK14D88 is in a WRITE mode (both  $\overline{E}$  and  $\overline{W}$  low) at power up, after a RECALL, or after a STORE, the WRITE will be inhibited until a negative transition on  $\overline{E}$  or  $\overline{W}$  is detected. This protects against inadvertent writes during power up or brown out conditions.

### **Best Practices**

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in an nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on, should always program a unique NV pattern (for example, a complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power up boot firmware routines should rewrite the nvSRAM into the desired state (such as AutoStore enabled). While the nvSRAM is shipped in a preset state, best practice is to rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (such as program bugs, incoming inspection routines, and others).
- If AutoStore has been firmware disabled, it will not reset to "autostore enabled" on every power down event captured by the nvSRAM. The application firmware should re-enable or re-disable AutoStore on each reset sequence based on the behavior desired.

■ The V<sub>CAP</sub> value specified in this data sheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the max V<sub>CAP</sub> value because the nvSRAM internal algorithm calculates V<sub>CAP</sub> charge time based on this max V<sub>CAP</sub> value. Customers who want to use a larger V<sub>CAP</sub> value to make sure there is extra store charge and store time should discuss their V<sub>CAP</sub> size selection with Cypress to understand any impact on the V<sub>CAP</sub> voltage level at the end of a t<sub>RECALL</sub> period.

### Low Average Active Power

CMOS technology provides the STK14D88 with the benefit of power supply current that scales with cycle time. Less current will be drawn as the memory cycle time becomes longer than 50 ns. Figure 13 shows the relationship between  $I_{CC}$  and READ/WRITE cycle time. Worst-case current consumption is shown for commercial temperature range,  $V_{CC} = 3.6V$ , and chip enable at maximum frequency. Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK14D88 depends on the following items:

- The duty cycle of chip enable
- The overall cycle rate for operations
- The ratio of READs to WRITEs
- The operating temperature
- The V<sub>CC</sub> level
- I/O loading





Figure 13. Current versus Cycle Time



#### **Noise Considerations**

The STK14D88 is a high speed memory and so must have a high frequency bypass capacitor of 0.1  $\mu F$  connected between both  $V_{CC}$  pins and  $V_{SS}$  ground plane with no plane break to chip  $V_{SS}$ . Use leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals will reduce circuit noise.

NotRecomment

#### **Preventing AutoStore**

The AutoStore function can be disabled by initiating an *AutoStore Disable* sequence. A sequence of READ operations is performed in a manner similar to the software STORE initiation. To initiate the *AutoStore Disable* sequence, the following sequence of  $\vec{E}$  controlled or  $\vec{G}$  controlled READ operations must be performed:

- 1. Read Address 0x0E38, Valid READ
- 2. Read Address 0x31C7, Valid READ
- 3. Read Address 0x03E0, Valid READ
- 4. Read Address 0x3C1F, Valid READ
- 5. Read Address 0x303F, Valid READ
- 6. Read Address 0x03F8, AutoStore Disable

The AutoStore can be re-enabled by initiating an *AutoStore Enable* sequence. A sequence of READ operations is performed in a manner similar to the software RECALL initiation. To initiate the *AutoStore Enable* sequence, the following sequence of  $\vec{E}$  controlled or  $\vec{G}$  controlled READ operations must be performed:

- 1. Read Address 0x0E38, Valid READ
- 2. Read Address 0x31C7, Valid READ
- 3. Read Address 0x03E0, Valid READ
- 4. Read Address 0x3C1F, Valid READ
- 5. Read Address 0x303F, Valid READ
- 6. Read Address 0x07F0, AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) needs to be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled.

In all cases, make sure the READ sequence is uninterrupted. For example, an interrupt that occurs in the sequence that reads the nvSRAM would abort this sequence, resulting in an error.



# Part Numbering Nomenclature

## STK14D88 - R F 45 I TR



# **Ordering Codes**

These parts are not recommended for new designs.

Part Number	Description	Access Times	Temperature
STK14D88-NF25	3V 32Kx8 AutoStore nvSRAM SOP32-300	25 ns	Commercial
STK14D88-NF35	3V 32Kx8 AutoStore nvSRAM SOP32-300	35 ns	Commercial
STK14D88-NF45	3V 32Kx8 AutoStore nvSRAM SOP32-300	45 ns	Commercial
STK14D88-NF25TR	3V 32Kx8 AutoStore nvSRAM SOP32-300	25 ns	Commercial
STK14D88-NF35TR	3V 32Kx8 AutoStore nvSRAM SOP32-300	35 ns	Commercial
STK14D88-NF45TR	3V 32Kx8 AutoStore nvSRAM SOP32-300	45 ns	Commercial
STK14D88-RF25	3V 32Kx8 AutoStore nvSRAM SSOP48-300	25 ns	Commercial
STK14D88-RF35	3V 32Kx8 AutoStore nvSRAM SSOP48-300	35 ns	Commercial
STK14D88-RF45	3V 32Kx8 AutoStore nvSRAM SSOP48-300	45 ns	Commercial
STK14D88-RF25TR	3V 32Kx8 AutoStore nvSRAM SSOP48-300	25 ns	Commercial
STK14D88-RF35TR	3V 32Kx8 AutoStore nvSRAM SSOP48-300	35 ns	Commercial
STK14D88-RF45TR	3V 32Kx8 AutoStore nvSRAM SSOP48-300	45 ns	Commercial
STK14D88-NF25I	3V 32Kx8 AutoStore nvSRAM SOP32-300	25 ns	Industrial
STK14D88-NF35I	3V 32Kx8 AutoStore nvSRAM SOP32-300	35 ns	Industrial
STK14D88-NF45I	3V 32Kx8 AutoStore nvSRAM SOP32-300	45 ns	Industrial
STK14D88-NF25ITR	3V 32Kx8 AutoStore nvSRAM SOP32-300	25 ns	Industrial
STK14D88-NF35ITR	3V 32Kx8 AutoStore nvSRAM SOP32-300	35 ns	Industrial
STK14D88-NF45ITR	3V 32Kx8 AutoStore nvSRAM SOP32-300	45 ns	Industrial
STK14D88-RF25I	3V 32Kx8 AutoStore nvSRAM SSOP48-300	25 ns	Industrial
STK14D88-RF35I	3V 32Kx8 AutoStore nvSRAM SSOP48-300	35 ns	Industrial
STK14D88-RF45I	3V 32Kx8 AutoStore nvSRAM SSOP48-300	45 ns	Industrial
STK14D88-RF25ITR	3V 32Kx8 AutoStore nvSRAM SSOP48-300	25 ns	Industrial
STK14D88-RF35ITR	3V 32Kx8 AutoStore nvSRAM SSOP48-300	35 ns	Industrial
STK14D88-RF45ITR	3V 32Kx8 AutoStore nvSRAM SSOP48-300	45 ns	Industrial



# Package Diagrams





# Package Diagrams (continued)

Figure 15. 48-Pin (300 Mil) SSOP (51-85061)





# **Document History Page**

Document Title: STK14D88 32Kx8 AutoStore nvSRAM Document Number: 001-52037					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	2668632	GVCH	03/04/2009	New data sheet	
*A	2821358	GVCH		Added Note in Ordering Information mentioning that these parts are not recom- mended for new designs. Added "Not recommended for New Designs" watermark in the PDF. Added Contents on page 2.	

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### Products

Worldwide Sales and Design	Support	
Cypress maintains a worldwide net closest to you, visit us at cypress.c		ters, manufacturer's representati
Products		
PSoC	psoc.cypress.com	
Clocks & Buffers	clocks.cypress.com	20
Wireless	wireless.cypress.com	
Memories	memory.cypress.com	(O)
Image Sensors	image.cypress.com	
© Cypress Semiconductor Corporation, 2009. The in	accontinue on tained herein is subject to	change without notice. Cypress Semiconductor

© Cypress Semiconductor Corporation, 2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-52037 Rev. \*A

#### Revised December 01, 2009

Page 18 of 18

All products and company names mentioned in this document may be the trademarks of their respective holders