

Multi-Channel Audio Hub CODEC for Smartphones

DESCRIPTION

The WM8994^[1] is a highly integrated ultra-low power hi-fi CODEC designed for smartphones and other portable devices rich in multimedia features.

An integrated stereo class D/AB speaker driver and class W headphone driver minimize power consumption during audio playback.

The device requires only two voltage supplies, with all other internal supply rails generated from integrated LDOs.

Stereo full duplex asynchronous sample rate conversion and multi-channel digital mixing combined with powerful analogue mixing allow the device to support a huge range of different architectures and use cases.

A fully programmable parametric EQ provides speaker compensation and a dynamic range controller can be used in the ADC or DAC paths for maintaining a constant signal level, maximizing loudness and protecting speakers against overloading and clipping.

A smart digital microphone interface provides power regulation, a low jitter clock output and decimation filters for up to four digital microphones. A MIC activity detect with interrupt is available.

Fully differential internal architecture and on-chip RF noise filters ensure a very high degree of noise immunity. Active ground loop noise rejection and DC offset correction help prevent pop noise and suppress ground noise on the headphone outputs.

FEATURES

- Hi-fi 24-bit 4-channel DAC and 2-channel ADC
- 100dB SNR during DAC playback ('A' weighted)
- Smart MIC interface
 - Power, clocking and data input for up to four digital MICs
 - High performance analogue MIC interface
 - MIC activity detect & interrupt allows processor to sleep
- 2W stereo (2 x 2W) class D/AB speaker driver
- Capless Class W headphone drivers
 - Integrated charge pump
 - 5.3mW total power for DAC playback to headphones
- 4 Line outputs (single-ended or differential)
- BTL Earpiece driver
- Digital audio interfaces for multi-processor architecture
 - Asynchronous stereo duplex sample rate conversion
 - Powerful mixing and digital loopback functions
- ReTune[™] Mobile 5-band, 6-channel parametric EQ
- Programmable dynamic range controller
- Dual FLL provides all necessary clocks
 - Self-clocking modes allow processor to sleep
 - All standard sample rates from 8kHz to 96kHz
- Active noise reduction circuits
 - DC offset correction removes pops and clicks
 - Ground loop noise cancellation
- Integrated LDO regulators
- 72-ball W-CSP package (4.511 x 4.023 x 0.7mm)

APPLICATIONS

- Smartphones and music phones
- Portable navigation
- Tablets
- eBooks
- Portable Media Players





TABLE OF CONTENTS

DESCRIPTION	
FEATURES	
APPLICATIONS	
TABLE OF CONTENTS	
PIN CONFIGURATION	
ORDERING INFORMATION	
PIN DESCRIPTION	4
ABSOLUTE MAXIMUM RATINGS	6
RECOMMENDED OPERATING CONDITIONS	8
DEVICE DESCRIPTION	9
RECOMMENDED EXTERNAL COMPONENTS	
PACKAGE DIMENSIONS	
IMPORTANT NOTICE	
ADDRESS:	13
REVISION HISTORY	14



PIN CONFIGURATION



ORDERING INFORMATION

ORDER CODE	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
WM8994ECS/R	-40°C to +85°C	72-ball W-CSP (Pb-free, Tape and reel)	MSL1	260°C

Note:

Reel quantity = 3500

WM8994 Product Brief

PIN DESCRIPTION

A description of each pin on the WM8994 is provided below.

Note that a table detailing the associated power domain for every input and output pin is provided on the following page.

Note that, where multiple pins share a common name, these pins should be tied together on the PCB.

PIN NO	NAME	TYPE	DESCRIPTION	
F2	ADCDAT1	Digital Output	Audio interface 1 ADC digital audio data	
G3	ADCLRCLK1/	Digital Input / Output	Audio interface 1 ADC left / right clock /	
	GPIO1		General Purpose pin GPIO 1/	
			Control interface data output	
D6, E7, E8	AGND	Supply	Analogue ground (Return path for AVDD1, AVDD2 and LDO1VDD))	
D9	AVDD1	Supply / Analogue Output	Analogue core supply / LDO1 Output	
D8	AVDD2	Supply	Bandgap reference, analogue class D and FLL supply	
G1	BCLK1	Digital Input / Output	Audio interface 1 bit clock	
A4	CIFMODE	Digital Input	Selects 2-wire or 3/4-wire control interface mode	
G8	CPCA	Analogue Output	Charge pump fly-back capacitor pin	
H8	CPCB	Analogue Output	Charge pump fly-back capacitor pin	
H9	CPGND	Supply	Charge pump ground (Return path for CPVDD)	
G9	CPVDD	Supply	Charge pump supply	
H7	CPVOUTN	Analogue Output	Charge pump negative supply decoupling pin (HPOUT1L, HPOUT1R)	
G7	CPVOUTP	Analogue Output	Charge pump positive supply decoupling pin (HPOUT1L, HPOUT1R)	
G2	CS/ADDR	Digital Input	3-/4-wire (SPI) chip select or 2-wire (I2C) address select	
E4	DACDAT1	Digital Input	Audio interface 1 DAC digital audio data	
D2	DBVDD	Supply	Digital buffer (I/O) supply	
F1	DCVDD	Supply / Analogue Output	Digital core supply / LDO2 output	
E2	DGND	Supply	Digital ground (Return path for DCVDD and DBVDD, DBVDD and LDO2VDD))	
C6	DMICCLK	Digital Output	Digital MIC clock output	
H5	GPIO10/	Digital Input / Output	General Purpose pin GPIO 10 /	
	LRCLK3		Audio interface 3 left / right clock	
F6	GPIO11/	Digital Input / Output	General Purpose pin GPIO 11 /	
	BCLK3		Audio interface 3 bit clock	
E1	GPIO2/	Digital Input	General Purpose pin GPI 2 /	
	MCLK2		Master clock 2	
H2	GPIO3/	Digital Input / Output	General Purpose pin GPIO 3 /	
	BCLK2		Audio interface 2 bit clock	
F4	GPIO4/	Digital Input / Output	General Purpose pin GPIO 4 /	
	LRCLK2		Audio interface 2 left / right clock	
H3	GPIO5/	Digital Input / Output	General Purpose pin GPIO 5 /	
	DACDAT2		Audio interface 2 DAC digital audio data	
G4	GPIO6/	Digital Input / Output	General Purpose pin GPIO 6 /	
	ADCLRCLK2		Audio interface 2 ADC left / right clock	
E5	GPIO7/	Digital Input / Output		
	ADCDAT2	5 1 11 11 11 11 11 11 11 11 11 11 11 11 1	Audio interface 2 ADC digital audio data	
H4	GPIO8/	Digital Input / Output		
	DACDAT3	Build and a	Audio interface 3 DAC digital audio data	
F5	GPIO9/	Digital Input / Output	• •	
	ADCDAT3	0	Audio interface 3 ADC digital audio data	
F7	HP2GND	Supply	Analogue ground	
G5	HPOUT1FB	Analogue Input	HPOUT1L and HPOUT1R ground loop noise rejection feedback	



PIN NO	NAME	TYPE	DESCRIPTION	
H6	HPOUT1L	Analogue Output	Left headphone output	
G6	HPOUT1R	Analogue Output	Right headphone output	
F9	HPOUT2N	Analogue Output	Earpiece speaker inverted output	
F8	HPOUT2P	Analogue Output	Earpiece speaker non-inverted output	
D7	IN1LN	Analogue Input	Left channel single-ended MIC input /	
			Left channel negative differential MIC input	
C8	IN1LP	Analogue Input	Left channel line input /	
			Left channel positive differential MIC input	
B7	IN1RN	Analogue Input	Right channel single-ended MIC input /	
			Right channel negative differential MIC input	
C7	IN1RP	Analogue Input	Right channel line input /	
			Right channel positive differential MIC input	
В9	IN2LN/	Analogue Input /	Left channel line input /	
	DMICDAT1	Digital Input	Left channel negative differential MIC input /	
			Digital MIC data input 1	
B8	IN2LP/VRXN	Analogue Input	Left channel line input /	
			Left channel positive differential MIC input /	
			Mono differential negative input (RXVOICE -)	
A9	IN2RN/	Analogue Input /	Right channel line input /	
	DMICDAT2	Digital Input	Right channel negative differential MIC input /	
			Digital MIC data input 2	
A8	IN2RP/VRXP	Analogue Input	Left channel line input /	
			Left channel positive differential MIC input /	
			Mono differential positive input (RXVOICE +)	
D4	LDO1ENA	Digital Input	Enable pin for LDO1	
E9	LDO1VDD	Supply	Supply for LDO1	
D5	LDO2ENA	Digital Input	Enable pin for LDO2	
D1	LDO2VDD	Supply	Supply for LDO2	
C5	LINEOUT1N	Analogue Output	Negative mono line output / Positive left or right line output	
B5	LINEOUT1P	Analogue Output	Positive mono line output / Positive left line output	
C4	LINEOUT2N	Analogue Output	Negative mono line output / Positive left or right line output	
B4	LINEOUT2P	Analogue Output	Positive mono line output / Positive left line output	
A6	LINEOUTFB	Analogue Input	Line output ground loop noise rejection feedback	
E3	LRCLK1	Digital Input / Output	Audio interface 1 left / right clock	
D3	MCLK1	Digital Input	Master clock 1	
A7	MICBIAS1	Analogue Output	Microphone bias 1	
B6	MICBIAS2	Analogue Output	Microphone bias 2	
A5	REFGND	Supply	Analogue ground	
H1	SCLK	Digital Input	Control interface clock input	
F3	SDA	Digital Input / Output	Control interface data input and output / 2-wire acknowledge output	
A1	SPKGND1	Supply	Ground for speaker driver (Return path for SPKVDD1)	
C1	SPKGND2	Supply	Ground for speaker driver (Return path for SPKVDD2)	
A3	SPKMODE	Digital Input	2W Mono/1W StereoMono / Stereo speaker mode select	
B1	SPKOUTLN	Analogue Output	Left speaker negative output	
A2	SPKOUTLP	Analogue Output	Left speaker positive output	
C3	SPKOUTRN	Analogue Output	Right speaker negative output	
В3	SPKOUTRP	Analogue Output	Right speaker positive output	
B2	SPKVDD1	Supply	Supply for speaker driver 1 (Left channel)	
C2	SPKVDD2	Supply	Supply for speaker driver 2 (Right channel)	
	VMIDC	Analogue Output	Midrail voltage decoupling capacitor	
C9				



The following table identifies the power domain and ground reference associated with each of the input / output pins.

PIN NO	NAME	POWER DOMAIN	GROUND DOMAIN
F2	ADCDAT1	DBVDD	DGND
G3	ADCLRCLK1/	DBVDD	DGND
	GPIO1		
G1	BCLK1	DBVDD	DGND
G2	CS/ADDR	DBVDD	DGND
E4	DACDAT1	DBVDD	DGND
C6	DMICCLK	MICBIAS1	AGND
E1	GPIO2/	DBVDD	DGND
	MCLK2		
H2	GPIO3/	DBVDD	DGND
	BCLK2		
F4	GPIO4/	DBVDD	DGND
	LRCLK2		
H3	GPIO5/	DBVDD	DGND
	DACDAT2		
G4	GPIO6/	DBVDD	DGND
	ADCLRCLK2		
E5	GPIO7/	DBVDD	DGND
	ADCDAT2		
H4	GPIO8/	DBVDD	DGND
	DACDAT3		
F5	GPIO9/	DBVDD	DGND
	ADCDAT3		
H5	GPIO10/	DBVDD	DGND
	LRCLK3	251/55	
F6	GPIO11/	DBVDD	DGND
	BCLK3	00101170 0010171	25215
H6	HPOUT1L	CPVOUTP, CPVOUTN	CPGND
G6	HPOUT1R	CPVOUTP, CPVOUTN	CPGND
F9	HPOUT2N	CPVOUTP, CPVOUTN	CPGND
F8	HPOUT2P	CPVOUTP, CPVOUTN	CPGND
D7	IN1LN	AVDD1	AGND
C8	IN1LP	AVDD1	AGND
B7	IN1RN	AVDD1	AGND
C7	IN1RP	AVDD1	AGND
B9	IN2LN/	AVDD1 (IN2LN) or	AGND
	DMICDAT1	MICBIAS1 (DMICDAT1)	
B8	IN2LP/VRXN	AVDD1	AGND
A9	IN2RN/	AVDD1 (IN2RN) or	AGND
	DMICDAT2	MICBIAS1 (DMICDAT2)	
A8	IN2RP/VRXP	AVDD1	AGND
D4	LDO1ENA	DBVDD	DGND
D5	LDO2ENA	DBVDD	DGND
C5	LINEOUT1N	AVDD1	AGND
B5	LINEOUT1P	AVDD1	AGND
C4	LINEOUT2N	AVDD1	AGND
B4	LINEOUT2P	AVDD1	AGND
E3	LRCLK1	DBVDD	DGND
D3	MCLK1	DBVDD	DGND
H1	SCLK	DBVDD	DGND

PIN NO	NAME	POWER DOMAIN	GROUND DOMAIN
F3	SDA	DBVDD	DGND
A3	SPKMODE	DBVDD	DGND
B1	SPKOUTLN	SPKVDD1	SPKGND1
A2	SPKOUTLP	SPKVDD1	SPKGND1
C3	SPKOUTRN	SPKVDD2	SPKGND2
В3	SPKOUTRP	SPKVDD2	SPKGND2

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

CONDITION	MIN	MAX
Supply voltages (AVDD1, DBVDD)	-0.3V	+4.5V
Supply voltages (AVDD2, DCVDD, LDO2VDD)	-0.3V	+2.5V
Supply voltages (CPVDD)	-0.3V	+2.2V
Supply voltages (SPKVDD1, SPKVDD2, LDO1VDD)	-0.3V	+7.0V
Voltage range digital inputs (DBVDD domain)	AGND -0.3V	DBVDD +0.3V
Voltage range digital inputs (DMICDATn)	AGND - 0.3V	AVDD1 + 0.3V
Voltage range analogue inputs (AVDD1 domain)	AGND -0.3V	AVDD1 +0.3V
Voltage range analogue inputs (LINEOUTFB)	AGND - 0.3V	AVDD1 + 0.3V
Voltage range analogue inputs (HPOUT1FB)	AGND - 0.3V	AGND + 0.3V
Ground (DGND, CPGND, SPKGND1, SPKGND2, REFGND, HP2GND)	AGND - 0.3V	AGND + 0.3V
Operating temperature range, T _A	-40°C	+85°C
Junction temperature, T _{JMAX}	-40°C	+150°C
Storage temperature after soldering	-65°C	+150°C



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Digital supply range (Core)	DCVDD	0.95	1.0	2.0	V
See notes 7,8					
Digital supply range (I/O)	DBVDD	1.62	1.8	3.6	V
Analogue supply 1 range	AVDD1	2.4	3.0	3.3	V
See notes 3,4,5,6					
Analogue supply 2 range	AVDD2	1.71	1.8	2.0	V
Charge Pump supply range	CPVDD	1.71	1.8	2.0	V
Speaker supply range	SPKVDD1, SPKVDD2	2.7	5.0	5.5	V
LDO1 supply range	LDO1VDD	2.7	5.0	5.5	V
LDO2 supply range	LDO2VDD	1.71	1.8	2.0	V
Ground	DGND, AGND, CPGND, SPKGND1, SPKGND2, REFGND, HP2GND		0		V
Power supply rise time (notes 6, 7 and 8)	All supplies	1			μS
Operating temperature range	T _A	-40		85	°C

Notes:

- 1. Analogue, digital and speaker grounds must always be within 0.3V of AGND.
- 2. There is no power sequencing requirement; the supplies may be enabled in any order.
- 3. AVDD1 must be less than or equal to SPKVDD1 and SPKVDD2.
- 4. An internal LDO (powered by LDO1VDD) can be used to provide the AVDD1 supply.
- 5. When AVDD1 is supplied externally (not from LDO1), the LDO1VDD voltage must be greater than or equal to AVDD1
- 6. The WM8994 can operate with AVDD1 tied to 0V; power consumption may be reduced, but the analogue audio functions will not be supported.
- 7. An internal LDO (powered by LDO2VDD) can be used to provide the DCVDD supply.
- 8. When DCVDD is supplied externally (not from LDO2), the LDO2VDD voltage must be greater than or equal to DCVDD
- 9. DCVDD and AVDD1 minimum rise times do not apply when these domains are powered using the internal LDOs.
- 10. The specified minimum power supply rise times assume a minimum decoupling capacitance of 100nF per pin. However, Wolfson strongly advises that the recommended decoupling capacitors are present on the PCB and that appropriate layout guidelines are observed (see "Applications Information" section).
- 11. The specified minimum power supply rise times also assume a maximum PCB inductance of 10nH between decoupling capacitor and pin.



DEVICE DESCRIPTION

The WM8994 is a low power, high quality audio codec designed to interface with a wide range of processors and analogue components. A high level of mixed-signal integration in a very small footprint makes it ideal for portable applications such as mobile phones. Fully differential internal architecture and on-chip RF noise filters ensure a very high degree of noise immunity.

The analogue circuits of the WM8994 are almost entirely backwards-compatible with the WM8993 with the exception of two additional DAC channels, a dual FLL and two integrated LDO regulators.

Three sets of audio interface pins are available in order to provide independent and fully asynchronous connections to multiple processors, typically an application processor, baseband processor and wireless transceiver. Any two of these interfaces can operate totally independently and asynchronously while the third interface can be synchronised to either of the other two and can also provide ultra low power loopback modes to support, for example, wireless headset voice calls.

Four digital microphone input channels are available to support advanced multi-microphone applications such as noise cancellation. An integrated microphone activity monitor is available to enable the processor to sleep during periods of microphone inactivity, saving power.

Four DAC channels are available to support use cases requiring up to four simultaneous digital audio streams to the output drivers.

Eight highly flexible analogue inputs allow interfacing to up to four microphone inputs (single-ended or differential), plus multiple stereo or mono line inputs. Connections to an external voice CODEC, FM radio, line input, handset MIC and headset MIC are all fully supported. Signal routing to the output mixers and within the CODEC has been designed for maximum flexibility to support a wide variety of usage modes. A 'Direct Voice' path from a voice CODEC directly to the Speaker or Earpiece output drivers is included.

Nine analogue output drivers are integrated, including a stereo pair of high power, high quality Class D/AB switchable speaker drivers; these can support 2W each in stereo mode. It is also possible to configure the speaker drivers as a mono output, giving enhanced performance. A mono earpiece driver is provided, providing output from the output mixers or from the low-power differential 'Direct Voice' path.

One pair of ground-reference headphone outputs is provided; these are powered from an integrated Charge Pump, enabling high quality, power efficient headphone playback without any requirement for DC blocking capacitors. A DC Servo circuit is available for DC offset correction, thereby suppressing pops and reducing power consumption. Four line outputs are provided, with multiple configuration options including 4 x single-ended output or 2 x differential outputs. The line outputs are suitable for output to a voice CODEC, an external speaker driver or line output connector. Ground loop feedback is available on the headphone outputs and the line outputs, providing rejection of noise on the ground connections. All outputs have integrated pop and click suppression features.

Internal differential signal routing and amplifier configurations have been optimised to provide the highest performance and lowest possible power consumption for a wide range of usage scenarios, including voice calls and music playback. The speaker drivers offer low leakage and high PSRR; this enables direct connection to a Lithium battery. The speaker drivers provide eight levels of AC and DC gain to allow output signal levels to be maximised for many commonly-used SPKVDD/AVDD1 combinations.

The ADCs and DACs are of hi-fi quality, using a 24-bit low-order oversampling architecture to deliver optimum performance. A flexible clocking arrangement supports mixed sample rates, whilst integrated ultra-low power dual FLLs provide additional flexibility. A high pass filter is available in all ADC and digital MIC paths for removing DC offsets and suppressing low frequency noise such as mechanical vibration and wind noise. A digital mixing path from the ADC or digital MICs to the DAC provides a sidetone of enhanced quality during voice calls. DAC soft mute and un-mute is available for pop-free music playback.

The integrated Dynamic Range Controllers (DRC) and ReTune[™] Mobile 5-band parametric equaliser (EQ) provide further processing capability of the digital audio paths. The DRC provides compression and signal level control to improve the handling of unpredictable signal levels. 'Anti-clip' and 'quick release' algorithms improve intelligibility in the presence of transients and impulsive noises. The EQ provides the capability to tailor the audio path according to the frequency characteristics of an earpiece or loudspeaker, and/or according to user preferences.



The WM8994 has highly flexible digital audio interfaces, supporting a number of protocols, including I^2S , DSP, MSB-first left/right justified, and can operate in master or slave modes. PCM operation is supported in the DSP mode. A-law and μ -law companding are also supported. Time division multiplexing (TDM) is available to allow multiple devices to stream data simultaneously on the same bus, saving space and power. The four digital MIC and ADC channels and four DAC channels are available via four TDM channels on Digital Audio Interface 1 (AIF1).

A powerful digital mixing core allows data from each TDM channel of each audio interface and from the ADCs and digital MICs to be mixed and re-routed back to a different audio interface and to the 4 DAC output channels. The digital mixing core can operate synchronously with either Audio Interface 1 or Audio Interface 2, with asynchronous stereo full duplex sample rate conversion performed on the other audio interface as required.

The system clock (SYSCLK) provides clocking for the ADCs, DACs, DSP core, digital audio interface and other circuits. SYSCLK can be derived directly from one of the MCLK1 or MCLK2 pins or via one of two integrated FLLs, providing flexibility to support a wide range of clocking schemes. Typical portable system MCLK frequencies, and sample rates from 8kHz to 96kHz are all supported. Automatic configuration of the clocking circuits is available, derived from the sample rate and from the MCLK / SYSCLK ratio.


The WM8994 uses a standard 2, 3 or 4-wire control interface, providing full software control of all features, together with device register readback. An integrated Control Write Sequencer enables automatic scheduling of control sequences; commonly-used signal configurations may be selected using ready-programmed sequences, including time-optimised control of the WM8994 pop suppression features. It is an ideal partner for a wide range of industry standard microprocessors, controllers and DSPs. Unused circuitry can be disabled under software control, in order to save power; low leakage currents enable extended standby/off time in portable battery-powered applications.

Versatile GPIO functionality is provided, with support for button/accessory detect inputs, or for clock, system status, or programmable logic level output for control of additional external circuitry. Interrupt logic, status readback and de-bouncing options are supported within this functionality.




WM8994

RECOMMENDED EXTERNAL COMPONENTS



Note that input capacitors are not required for connection to Digital Microphone (DMIC) components.

PACKAGE DIMENSIONS



Symbols	Dimensions (mm)			
	MIN	NOM	MAX	NOTE
Α	0.615	0.7	0.785	
A1	0.219	0.244	0.269	
A2	0.361	0.386	0.411	
D	4.471	4.511	4.551	
D1		4.00 BSC		
E	3.983	4.023	4.063	
E1		3.50 BSC		
е		0.50 BSC		5
f1		0.2555 BSC		8
f2		0.2615 BSC		9
g	0.035	0.070	0.105	
h		0.314 BSC		

- NOTES:

 1. PRIMARY DATUM -Z- AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

 2. THIS DIMENSION INCLUDES STAND-OFF HEIGHT 'A1' AND BACKSIDE COATING.

 3. A1 CORNER IS IDENTIFIED BY INK/LASER MARK ON TOP PACKAGE.

 4. BILATERAL TOLERANCE ZONE IS APPLIED TO EACH SIDE OF THE PACKAGE BODY.

 5. 'e' REPRESENTS THE BASIC SOLDER BALL GRID PITCH.

 6. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.

 7. FOLLOWS JEDEC DESIGN GUIDE MO-211-C.

 8. H = NOMINAL DISTANCE OF BALL CENTRE TO DIE EDGE X AXIS (AS PER POD) APPLICABLE TO ALL CORNERS OF DIE.

 9. f2 = NOMINAL DISTANCE OF DIE CENTRE TO DIE EDGE IN Y AXIS (AS PER POD) APPLICABLE TO ALL CORNERS OF DIE.



IMPORTANT NOTICE

Wolfson Microelectronics plc ("Wolfson") products and services are sold subject to Wolfson's terms and conditions of sale, delivery and payment supplied at the time of order acknowledgement.

Wolfson warrants performance of its products to the specifications in effect at the date of shipment. Wolfson reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Wolfson to verify that the information is current.

Testing and other quality control techniques are utilised to the extent Wolfson deems necessary to support its warranty. Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation.

In order to minimise risks associated with customer applications, the customer must use adequate design and operating safeguards to minimise inherent or procedural hazards. Wolfson is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Wolfson products. Wolfson is not liable for such selection or use nor for use of any circuitry other than circuitry entirely embodied in a Wolfson product.

Wolfson's products are not intended for use in life support systems, appliances, nuclear systems or systems where malfunction can reasonably be expected to result in personal injury, death or severe property or environmental damage. Any use of products by the customer for such purposes is at the customer's own risk.

Wolfson does not grant any licence (express or implied) under any patent right, copyright, mask work right or other intellectual property right of Wolfson covering or relating to any combination, machine, or process in which its products or services might be or are used. Any provision or publication of any third party's products or services does not constitute Wolfson's approval, licence, warranty or endorsement thereof. Any third party trade marks contained in this document belong to the respective third party owner.

Reproduction of information from Wolfson datasheets is permissible only if reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices (including this notice) and conditions. Wolfson is not liable for any unauthorised alteration of such information or for any reliance placed thereon.

Any representations made, warranties given, and/or liabilities accepted by any person which differ from those contained in this datasheet or in Wolfson's standard terms and conditions of sale, delivery and payment are made, given and/or accepted at that person's own risk. Wolfson is not liable for any such representations, warranties or liabilities or for any reliance placed thereon by any person.

ADDRESS:

Wolfson Microelectronics plc 26 Westfield Road Edinburgh EH11 2QB

United Kingdom

Tel :: +44 (0)131 272 7000 Fax :: +44 (0)131 272 7001

Email :: sales@wolfsonmicro.com



REVISION HISTORY

DATE	REV	DESCRIPTION OF CHANGES	PAGE	CHANGED BY
29/06/09	1.1	First Release		DH
22/12/09	1.2	Order code changed from WM8994ECS/RV to WM8994ECS/R	2	JMacD
28/09/10	3.0	Content updated from Rev 3.4 datasheet	All	PH
	3.0	External components drawing updated to show MICBIAS capacitors	10	PH
25/10/10	3.0	Updated header to replace "Pre-Production" with "Product Brief"	All	KOL
	3.0	Added arrow to "Speaker Mode Select" line on "Recommended External Components Diagram"	9	KOL
8/2/11	3.1/4.0	Added notes on RF immunity.		PH
		2W Stereo (into 4ohms) now specified.		
27/05/11	4.0	Pin Description updated: A3, A9, D6 and E2	12	JMacD
30/05/11	4.0	Added Table of Contents		JMacD
06/12/11	4.1	Front page updated	1	PH
25/04/12	4.1	Power domain table added	6	JMacD
25/04/12	4.1	Additional details in Absolute Maximum Ratings 7		JMacD
25/04/12	4.1	Recommended Operating Conditions updated	8	JMacD

