














Title: TEF1001 - CPLD			
A4	Number: TEF1001 325-2CK	Rev. 02	
Date: 2018-02-26	Copyright: Trenz Electronic GmbH		Page2 of 33
Filename: CPLD.SchDoc			



U_FMC
FMC.SchDoc

U_PCIE_CONN
PCIE_CONN.SchDoc









		Title: TEF1001 - CONN	
		A4	Rev. 02
Date: 2018-02-26	Number: TEF1001 325-2CK	Copyright: Trenz Electronic GmbH	Page 5 of 33
Filename: CONN.SchDoc			

1

2

3

4



Title: TEF1001 - FMC			
A4	Number: TEF1001 325-2CK	Rev. 02	
Date: 2018-02-26	Copyright: Trenz Electronic GmbH		Page6 of 33
Filename: FMC.SchDoc			

1

2

3





4

1

2

3

4







VS2 | VS1 | VS0 | Output Voltage

0	0	0	3.3V
0	0	1	2.5V
0	1	0	1.8V
0	1	1	1.5V
1	0	0	1.25V
1	0	1	1.2V



Title: TEF1001 - FMC_PWR		
A4	Number: TEF1001 325-2CK	Rev. 02
Date: 2018-02-26	Copyright: Trenz Electronic GmbH	Page 7 of 33
Filename: FMC_PWR.SchDoc		





		Title: TEF1001 - PCIe CONNECTOR	
		A4	Rev. 02
Date: 2018-02-26	Number: TEF1001 325-2CK	Copyright: Trenz Electronic GmbH	Page 8 of 33
Filename: PCIE_CONN.SchDoc			

1

2

3

4

U_FPGA_BANK_12
FPGA_BANK_12.SchDoc

U_FPGA_MGT_BANKS
FPGA_MGT_BANKS.SchDoc

U_FPGA_BANK_13
FPGA_BANK_13.SchDoc

U_FPGA_CFG
FPGA_CFG.SchDoc

U_FPGA_BANK_14
FPGA_BANK_14.SchDoc


U_DDR_Banks
DDR_Banks.SchDoc

U_FPGA_BANK_15
FPGA_BANK_15.SchDoc

U_FPGA_POWER
FPGA_POWER.SchDoc



U_FPGA_BANK_16
FPGA_BANK_16.SchDoc

HEATSINK TYPE 2 (FPGA)





ATS-FPS058061011-40-C2-R0

HEATSINK TYPE 1 (FPGA)



Hardware for HEATSINK TYPE 2 (FPGA)



Title: TEF1001 - FPGA

A4	Number: TEF1001 325-2CK	Rev. 02
Date: 2018-02-26	Copyright: Trenz Electronic GmbH	
Filename: FPGA.SchDoc	Page9	of 33

1

2

3

4

1

2

3


4

A

B

C

D




Title: TEF1001 - FPGA_CFG		
A4	Number: TEF1001 325-2CK	Rev. 02
Date: 2018-02-26	Copyright: Trenz Electronic GmbH	
Filename: FPGA_CFG.SchDoc		Page10 of 33

1


2


3

4



		Title: TEF1001 - FPGA_BANK_12	
		A4	Number: TEF1001 325-2CK
Date: 2018-02-26		Copyright: Trenz Electronic GmbH	
Filename: FPGA_BANK_12.SchDoc		Page 11 of 33	
		Rev. 02	





Title: TEF1001 - FPGA_BANK_16			
A4	Number: TEF1001 325-2CK	Rev. 02	
Date: 2018-02-26	Copyright: Trenz Electronic GmbH		Page15 of 33
Filename: FPGA_BANK_16.SchDoc			

1

2

3

4

A

A

U_FPGA_BANK_32
FPGA_BANK_32.SchDoc



U_FPGA_BANK_33
FPGA_BANK_33.SchDoc



U_FPGA_BANK_34
FPGA_BANK_34.SchDoc



B

B

C

C

D

D

		Title: TEF1001 - DDR_BANKS	
		A4	Number: TEF1001 325-2CK
Date: 2018-02-26		Copyright: Trenz Electronic GmbH	
Filename: DDR_Banks.SchDoc		Rev. 02	
		Page16 of 33	

1

2

3


4

1

2

3

4




Title: TEF1001 - FPGA_BANK_33			
A4	Number: TEF1001 325-2CK		Rev. 02
Date: 2018-02-26	Copyright: Trenz Electronic GmbH		Page18 of 33
Filename: FPGA_BANK_33.SchDoc			

1

2

3

4



		Title: TEF1001 - FPGA_BANK_34	
		A4	Number: TEF1001 325-2CK
Date: 2018-02-26	Copyright: Trenz Electronic GmbH		Rev. 02
Filename: FPGA_BANK_34.SchDoc		Page 19 of 33	

1

2

3

4

A

A

B


B

C

C

D

D



XC7K325T-2FBG676C




Title: TEF1001_FPGA_MGT_BANKS		
A4	Number: TEF1001 325-2CK	Rev. 02
Date: 2018-02-26	Copyright: Trenz Electronic GmbH	
Filename: FPGA_MGT_BANKS.SchDoc		Page20 of 33

1


2

3

4



		Title: TEF1001 - FPGA_POWER	
		A4	Rev. 02
Date: 2018-02-26	Copyright: Trenz Electronic GmbH		Page21 of 33
Filename: FPGA_POWER.SchDoc			



1

2

3

4

U_PWR_4V_1V5
PWR_4V_1V5.SchDoc

U_PWR_3V3
PWR_3V3.SchDoc

U_PWR_1V
PWR_1V.SchDoc

U_PWR_MGT
PWR_MGT.SchDoc

U_PWR_1V8
PWR_1V8.SchDoc

U_PWR_5V
PWR_5V.SchDoc

FROM ATX CONNECTOR

@75W

12V_input_A

OV = 13.0V
UV = 11.0V

FROM PCIe edge CONNECTOR

@25W

12V_input_B

OV = 13.0V
UV = 11.0V

SIS444DN-T1-GE3

T1

T2

SIS444DN-T1-GE3

@6.25A

C84
22µF

R109
10R

R110
10R

R111
5K1

C0G, NP0
C79
10nF
SR= 2V/ms

R112
470K

R118
3M16

R119
51K

R120
249K

U23
LTC4365ITS8#TRMPBF

U23
LTC4365ITS8#TRMPBF

T5

T6

SIS444DN-T1-GE3

SIS444DN-T1-GE3

@2.1A

C83
22µF

R113
10R

R114
10R

R115
5K1

C0G, NP0
C83
10nF
SR= 2V/ms

R123
100K

R124
3M16

R126
51K

R127
249K

U24
LTC4365ITS8#TRMPBF

U24
LTC4365ITS8#TRMPBF

FAN FPGA

FMC J2 Connector MIN11.4V MAX12.6V (Sec. 5.10. Power Supply Req.)

U4 REGULATOR 1V MIN5.75V MAX26.5V

U3 REGULATOR 4V&1V5 MIN5.75V MAX26.5V

U9 REGULATOR 3V3 MIN4.5V MAX17V

U8 REGULATOR 5V MIN6V MAX17V



Title:

TEF1001 - POWER

A4

Number:

TEF1001
325-2CK

Rev.

02

Date: 2018-02-26

Copyright: Trenz Electronic GmbH

Page24 of 33

Filename:


POWER.SchDoc

1


2

3


4




		Title: TEF1001 - PWR_MGT	
		A4 Number: TEF1001 325-2CK	Rev. 02
Date: 2018-02-26	Copyright: Trenz Electronic GmbH		Page 27 of 33
Filename: PWR_MGT.SchDoc			




	Title: TEF1001 - PWR_3V3		
	A4	Number: TEF1001 325-2CK	Rev. 02
	Date: 2018-02-26	Copyright: Trenz Electronic GmbH	Page29 of 33
	Filename: PWR_3V3.SchDoc		



		Title: TEF1001 - PWR_5V	
		A4	Rev. 02
Date: 2018-02-26	Copyright: Trenz Electronic GmbH		Page30 of 33
Filename: PWR_5V.SchDoc			



Title: TEF1001 - Clock Overview			
A4	Number: TEF1001 325-2CK		Rev. 02
Date: 2018-02-26	Copyright: Trenz Electronic GmbH		Page31 of 33
Filename: CLOCKS OVERVIEW.SchDoc			



1

2

3

4

A

A

Revision 02:

- 1) added C87, C88 4.7µF
- 2) C154 incremented from 27pF to 33pF
- 3) route 12V input from PCIe edge connector, added input power protection circuits for ATX 12V and PCIe edge connector (U23 with T1, T2 and U24 with T5, T6, resistors and capacitors), power priority switch T3, (priority for ATX)
- 4) added S1 (FMC_VADJ value, and JTAG_EN)
- 5) T4 and resistors added for reading the FMC_PRSNT_M2C value
- 6) U25 and capacitors added (FMC FAN)
- 7) added screws for bracket
- 8) added 10 x FPGA LEDs D1-D10 via levelshifter (U11, U21, U22)

Revision 02a (2020-04-15):

- 1) VY: New FAN M1, F455B-05MD replaced by F455B-05LD

B

B

C

C

D

D

		Title: TEF1001 - Revision history	
		A4	Number: TEF1001 325-2CK
		Date: 2018-11-19	Rev. 02
		Copyright: Trenz Electronic GmbH	Page33 of 33
		Filename: Revision_Changes.SchDoc	

1

2

3

4