1/8 to 1/10-Duty Dot Matrix LCD Controller & Driver with Key Input Function

Overview

The LC75818PT is 1/8 to 1/10 duty dot matrix LCD display controllers/drivers that support the display of characters, numbers, and symbols. In addition to generating dot matrix LCD drive signals based on data transferred serially from a microcontroller, the LC75818PT also provide on-chip character display ROM and RAM to allow display systems to be implemented easily. These products also provide up to 4 general-purpose output ports and incorporate a key scan circuit that accepts input from up to 30 keys to reduce printed circuit board wiring.

Features

- Key input function for up to 30 keys
- (A key scan is performed only when a key is pressed.)
- Controls and drives a 5×7, 5×8, or 5×9 dot matrix LCD.
- Supports accessory display segment drive (up to 80 segments)
- Display technique: 1/8 duty 1/4 bias drive (5×7 dots)

1/9 duty 1/4 bias drive (5×8 dots) 1/10 duty 1/4 bias drive (5×9 dots)

- Display digits: 16 digits×1 line (5×7 dots, 5×8 dots, 5×9 dots)
- Display control memory

CGROM: 240 characters (5×7, 5×8, or 5×9 dots) CGRAM: 16 characters (5×7, 5×8, or 5×9 dots) ADRAM: 16×5 bits DCRAM: 64×8 bits

- Instruction function Display on/off control Display shift function
- Sleep mode can be used to reduce current drain.
- Built-in display contrast adjustment circuit
- The frame frequency of the common and segment output waveforms can be controlled by instructions.
- Serial data I/O supports CCB* format communication with the system controller.
- Independent LCD driver block power supply VLCD
- A voltage detection type reset circuit is provided to initialize the IC and prevent incorrect display.
- The INH pin is provided. This pin turns off the display, disables key scanning, and forces the general-purpose output ports to the low level.
- RC oscillator circuit

* Computer Control Bus (CCB) is an ON Semiconductor's original bus format and the bus addresses are controlled by ON Semiconductor.

ORDERING INFORMATION

See detailed ordering and shipping information on page 44 of this data sheet.



TQFP120 14x14 / TQFP120

Specifications

Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +4.2	V
	V _{LCD} max	V _{LCD}	-0.3 to +11.0	v
Input voltage	V _{IN} 1	CE, CL, DI, INH	–0.3 to +4.2	
		CE, CL, DI, INH V _{DD} =2.7 to 3.6V	-0.3 to +6.5	V
	V _{IN} 2	OSC, KI1 to KI5, TEST	–0.3 to V _{DD} +0.3	
	V _{IN} 3	V _{LCD} 1, V _{LCD} 2, V _{LCD} 3, V _{LCD} 4	–0.3 to V _{LCD} +0.3	
Output voltage	VOUT1	DO	–0.3 to +6.5	
	V _{OUT} 2	OSC, KS1 to KS6, P1 to P4	–0.3 to V _{DD} +0.3	V
	VOUT3	V _{LCD} 0, S1 to S80, COM1 to COM10	–0.3 to V _{LCD} +0.3	
Output current	IOUT1	S1 to S80	300	μA
	IOUT2	COM1 to COM10	3	
	IOUT3	KS1 to KS6	1	mA
	IOUT ⁴	P1 to P4	5	
Allowable power dissipation	Pd max	Ta = 85°C	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Allowable Operating Range at Ta = -40° C to $+85^{\circ}$ C, V_{SS} = 0 V

Parameter	Cumbol	Conditions		Ratings		unit
Parameter	Symbol	Conditions	min	typ	max	unit
Supply voltage	V _{DD}	V _{DD}	2.7		3.6	
	VLCD	VLCD When the display contrast adjustment circuit is used.	7.0		10.0	V
		VLCD When the display contrast adjustment circuit is not used.	4.5		10.0	
Output voltage	V _{LCD} 0	V _{LCD} 0	V _{LCD} 4 +4.5		V _{LCD}	V
Input voltage	V _{LCD} 1	V _{LCD} 1		3/4 (V _{LCD} 0 –V _{LCD} 4)	V _{LCD} 0	
	V _{LCD} 2	V _{LCD} 2		2/4 (V _{LCD} 0 –V _{LCD} 4)	V _{LCD} 0	V
	V _{LCD} 3	V _{LCD} 3		1/4 (V _{LCD} 0 –V _{LCD} 4)	V _{LCD} 0	
	V _{LCD} 4	V _{LCD} 4	0		1.5	
Input high level voltage	V _{IH} 1	CE, CL, DI, INH	0.8V _{DD}		3.6	
		CE, CL, DI, INH V _{DD} = 2.7 to 3.6 V	0.8V _{DD}		5.5	V
	V _{IH} 2	OSC external clock operating mode	0.8V _{DD}		V _{DD}	
	V _{IH} 3	KI1 to KI5	0.6V _{DD}		V _{DD}	
Input low level voltage	V _{IL} 1	CE, CL, DI, INH, KI1 to KI5	0		0.2V _{DD}	V
	V _{IL} 2	OSC external clock operating mode	0		0.2V _{DD}	v
Output pull-up voltage	VOUP	DO	0		5.5	V

Continued on next page.

Continued from preceding page.

Parameter	Symbol	mbol Conditions			Ratings					
Parameter	Symbol		Conditions	min	typ	max	unit			
Recommended external resistor for RC oscillation	Rosc	OSC RC oscilla	tor operating mode		10		kΩ			
Recommended external capacitor for RC oscillation	Cosc	OSC RC oscilla	tor operating mode		470		pF			
Guaranteed range of RC oscillation	fosc	OSC RC oscilla	tor operating mode	150	300	600	kHz			
External clock operating frequency	fCK	OSC external cl	ock operating mode [Figure 4]	100	300	600	kHz			
External clock duty cycle	DCK	OSC external cl	ock operating mode [Figure 4]	30	50	70	%			
Data setup time	tds	CL, DI	[Figure 2],[Figure 3]	160			ns			
Data hold time	tdh	CL, DI	[Figure 2],[Figure 3]	160			ns			
CE wait time	tcp	CE, CL	[Figure 2],[Figure 3]	160			ns			
CE setup time	tcs	CE, CL	[Figure 2],[Figure 3]	160			ns			
CE hold time	tch	CE, CL	[Figure 2],[Figure 3]	160			ns			
High level clock pulse width	tφH	CL	[Figure 2],[Figure 3]	160			ns			
Low level clock pulse width	tφL	CL	[Figure 2],[Figure 3]	160			ns			
DO output delay time	tdc	DO R _{PU} =4.7kΩ	CL=10pF *1[Figure 2],[Figure 3]			1.5	μS			
DO rise time	tdr	DO R _{PU} =4.7kΩ	CL=10pF *1[Figure 2],[Figure 3]			1.5	μS			

Note: *1. Since the DO pin is an open-drain output, these times depend on the values of the pull-up resistor RPU and the load capacitance CL.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Electrical Characteristics for the Allowable Operating Ranges

Parameter	Symbol	Pins	Conditions		Ratings		unit
Falameter	Symbol	FIIIS	Conditions	min	typ	max	unit
Hysteresis	VH	CE, CL, DI, INH, KI1 to KI5			0.1V _{DD}		V
Power-down detection voltage	VDET			2.0	2.2	2.4	V
Input high level	I _{IH} 1	CE, CL, DI, INH	V _I = 3.6 V			5.0	
current			V _I = 5.5 V V _{DD} = 2.7 to 3.6 V			5.0	μA
	I _{IH} 2	OSC	V _I = V _{DD} external clock operating mode			5.0	
Input low level current	I _{IL} 1	CE, CL, DI, INH	$V_{I} = 0 V$	-5.0			
	IIL2	OSC	V _I = 0 V external clock operating mode	-5.0			μA
Input floating voltage	VIF	KI1 to KI5				0.05V _{DD}	V
Pull-down resistance	R _{PD}	KI1 to KI5	V _{DD} = 3.3 V	50	100	250	kΩ
Output off leakage current	IOFFH	DO	V _O = 5.5 V			6.0	μA
Output high level voltage	VOH1	S1 to S80	I _O = -20 μA	V _{LCD} O -0.6			
	V _{OH} 2	COM1 to COM10	I _O = -100 μA	V _{LCD} O -0.6			v
	V _{OH} 3	KS1 to KS6	I _O = -250 μA	V _{DD} -0.8	V _{DD} -0.4	V _{DD} -0.1	v
	V _{OH} 4	P1 to P4	I _O = –1 mA	V _{DD} -0.9			
Output low level voltage	V _{OL} 1	S1 to S80	I _O = 20 μA			V _{LCD} 4 +0.6	
	V _{OL} 2	COM1 to COM10	I _O = 100 μA			V _{LCD} 4 +0.6	v
	V _{OL} 3	KS1 to KS6	IO = 12.5 μA	0.1	0.4	1.2	v
	V _{OL} 4	P1 to P4	I _O = 1 mA			0.9	
	V _{OL} 5	DO	I _O = 1 mA		0.1	0.3	

Continued on next page.

Continued from preceding page.

Parameter	Symbo	Pins	Conditions		Ratings		unit
Falametei	Ĩ	FILIS	Conditions	min	typ	max	unit
Output middle level voltage *2	V _{MID} 1	S1 to S80	I _O = ±20 μA	2/4 (V _{LCD} 0 –V _{LCD} 4) –0.6		2/4 (V _{LCD} 0 -V _{LCD} 4) +0.6	
	V _{MID} 2	COM1 to COM10	I _O = ±100 μA	3/4 (V _{LCD} 0 –V _{LCD} 4) –0.6		3/4 (V _{LCD} 0 -V _{LCD} 4) +0.6	V
	V _{MID} 3	COM1 to COM10	I _O = ±100 μA	1/4 (V _{LCD} 0 –V _{LCD} 4) –0.6		1/4 (V _{LCD} 0 –V _{LCD} 4) +0.6	
Oscillator frequency	fosc	OSC	Rosc = 10 kΩ Cosc = 470 pF	210	300	390	kHz
Current drain	IDD1	V _{DD}	sleep mode			100	
	I _{DD} 2	V _{DD}	V _{DD} = 3.6 V output open fosc = 300 kHz		500	1000	
	ILCD1	VLCD	sleep mode			15	
	I _{LCD} 2	V _{LCD}	V _{LCD} = 10.0 V output open fosc = 300 kHz When the display contrast adjustment circuit is used.		450	900	μA
	ILCD3	VLCD	V _{LCD} = 10.0 V output open fosc = 300 kHz When the display contrast adjustment circuit is not used.		200	400	

Note: *2. Excluding the bias voltage generation divider resistor built into the V_{LCD}0, V_{LCD}1, V_{LCD}2, V_{LCD}3, and V_{LCD}4. (See Figure 1.)



Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

(1) When CL is stopped at the low level





(2) When CL is stopped at the high level



[Figure 3]

(3) OSC pin clock timing in external clock operating mode



[Figure 4]

Package Dimensions

unit : mm

TQFP120 14x14 / TQFP120 CASE 932AZ

ISSUE A



NOTE: The measurements are not to guarantee but for reference only.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MARKING DIAGRAM*

XXXXX = Specific Device Code DDD = Additional Traceability Data

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ",



Block Diagram



Pin Functions

Pin	Pin No.	Function	Active	I/O	Handling when unused
S1 to S80	1 to 80	Segment driver outputs.	-	0	OPEN
COM1 to COM10	90 to 81	Common driver outputs.	-	0	OPEN
KS1 to KS6	91 to 96	Key scan outputs. Although normal key scan timing lines require diodes to be inserted in the timing lines to prevent shorts, since these outputs are unbalanced CMOS transistor outputs, these outputs will not be damaged by shorting when these outputs are used to form a key matrix.	-	0	OPEN
KI1 to KI5	97 to 101	Key scan inputs. These pins have built-in pull-down resistors.	Н	I	GND
P1 to P4	102 to 105	General-purpose outputs. P4 can be used as a clock output port with the "set key scan output port/general-purpose output port state" instruction.	-	0	OPEN
OSC	115	Oscillator connections. An oscillator circuit is formed by connecting an external resistor and capacitor to this pin. This pin can also be used as the external clock input pin with the "set display technique" instruction.	-	I/O	V _{DD}
CE	118	Serial data interface connections to the controller. Note that DO,	н	I	
CL	119	being an open-drain output, requires a pull-up resistor. CE: Chip enable		I	GND
DI	120	CL: Synchronization clock		1	
DO	117	DI: Transfer data		0	OPEN
ĪNH	116	DO: Output data Input that turns the display off, disables key scanning, and	-	0	OFEN
		forces the general-purpose output ports low. • When INH is low (V _{SS}): • Display off S1 to S80="L" (V _{LCD} 4) COM1 to COM10="L" (V _{LCD} 4) • General-purpose output ports P1 to P4=low (V _{SS}) • Key scanning disabled: KS1 to KS6=low (V _{SS}) • All the key data is reset to low. • When INH is high (V _{DD}): • Display on • The state of the pins as key scan output pins or general-purpose output ports can be set with the "set key scan output port/general-purpose output port state" instruction. • Key scanning is enabled. However, serial data can be transferred when the INH pin is low.	L	1	V _{DD}
TEST	114	This pin must be connected to ground.	-	I	-
V _{LCD} 0	108	LCD drive 4/4 bias voltage (high level) supply pin. The level on this pin can be changed by the display contrast adjustment circuit. However, $(V_{LCD}0 - V_{LCD}4)$ must be greater than or equal to 4.5V. Also, external power must not be applied to this pin since the pin circuit includes the display contrast adjustment circuit.	-	0	OPEN
V _{LCD} 1	109	LCD drive 3/4 bias voltage (middle level) supply pin. This pin can be used to supply the 3/4 (V_{LCD} 0 - V_{LCD} 4) voltage level externally.	-	I	OPEN
V _{LCD} 2	110	LCD drive 2/4 bias voltage (middle level) supply pin. This pin can be used to supply the 2/4 (V_{LCD} 0 - V_{LCD} 4) voltage level externally.	-	I	OPEN

Continued on next page.

Continued from preceding page.

Pin	Pin No.	Function	Active	I/O	Handling when unused
V _{LCD} 3	111	LCD drive 1/4 bias voltage (middle level) supply pin. This pin can be used to supply the 1/4 (V_{LCD} 0 - V_{LCD} 4) voltage level externally.	-	I	OPEN
V _{LCD} 4	112	LCD drive 0/4 bias voltage (low level) supply pin. Fine adjustment of the display contrast can be implemented by connecting an external variable resistor to this pin. However, $(V_{LCD}0 - V_{LCD}4)$ must be greater than or equal to 4.5V, and $V_{LCD}4$ must be in the range 0V to 1.5V, inclusive.	-	I	GND
V _{DD}	106	Logic block power supply connection. Provide a voltage of between 2.7to 3.6V.	-	-	-
V _{LCD}	107	LCD driver block power supply connection. Provide a voltage of between 7.0 to 10.0V when the display contrast adjustment circuit is used and provide a voltage of between 4.5 to 10.0V when the circuit is not used.	-	-	-
V _{SS}	113	Power supply connection. Connect to ground.	-	-	-

Block Functions

• AC (address counter)

AC is a counter that provides the addresses used for DCRAM and ADRAM.

The address is automatically modified internally, and the LCD display state is retained.

• DCRAM (data control RAM)

DCRAM is RAM that is used to store display data expressed as 8-bit character codes. (These character codes are converted to 5×7 , 5×8 , or 5×9 dot matrix character patterns using CGROM or CGRAM.) DCRAM has a capacity of 64×8 bits, and can hold 64 characters. The table below lists the correspondence between the 6-bit DCRAM address loaded into AC and the display position on the LCD panel.

• When the DCRAM address loaded into AC is 00H.

in ment and b of a mit add																
Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
DCRAM address (hexadecimal)	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F

However, when the display shift is performed by specifying MDATA, the DCRAM address shifts as shown below.

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	(-h:ft -ft)
DCRAM address (hexadecimal)	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	(shift left)

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	(
DCRAM address (hexadecimal)	3F	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	(shift right)

Note: *3. The DCRAM address is expressed in hexadecimal.

Least	significa	nt bit			Most	significa	nt bit
	\downarrow					\downarrow	
	LSB					MSB	
DCRAM address	DA0	DA1	DA2	DA3	DA4	DA5	
		-Hexade	cimal —	/	└_ Hexa	decimal 🗸	

Example: When the DCRAM address is 2EH.

DA0	DA1	DA2	DA3	DA4	DA5
0	1	1	1	0	1

• ADRAM (Additional data RAM)

ADRAM is RAM that is used to store the ADATA display data. ADRAM has a capacity of 16×5 bits, and the stored display data is displayed directly without the use of CGROM or CGRAM. The table below lists the correspondence between the 4-bit ADRAM address loaded into AC and the display position on the LCD panel.

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ADRAM address (hexadecimal)	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F

However, when the display shift is performed by specifying ADATA, the ADRAM address shifts as shown below.

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	(shift left)	
ADRAM address (hexadecimal)	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F	0		
																	-	
Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16		
ADRAM address (hexadecimal)	F	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	(shift right)	

Note: *4. The ADRAM address is expressed in hexadecimal.

Leas	t significa ↓	ant bit	Most	significar ↓	nt bit	
	LSB			MSB	_	
ADRAM address	RA0	RA1	RA2	RA3		
	Hexadecimal/					

Example: When the ADRAM address is AH.

RA0	RA1	RA2	RA3
0	1	0	1

• CGROM (Character generator ROM)

CGROM is ROM that is used to generate the 240 kinds of 5×7 , 5×8 , or 5×9 dot matrix character patterns from the 8bit character codes. CGROM has a capacity of 240×45 bits. When a character code is written to DCRAM, the character pattern stored in CGROM corresponding to the character code is displayed at the position on the LCD corresponding to the DCRAM address loaded into AC.

• CGRAM (Character generator RAM)

CGRAM is RAM to which user programs can freely write arbitrary character patterns. Up to 16 kinds of 5×7 , 5×8 , or 5×9 dot matrix character patterns can be stored. CGRAM has a capacity of 16×45 bits.

Serial Data Input

(1) When CL is stopped at the low level



(2) When CL is stopped at the high level



• B0 to B3, A0 to A3: CCB address 42H

• D0 to D63: Instruction data

The data is acquired on the rising edge of the CL signal and latched on the falling edge of the CE signal. When transferring instruction data from the microcontroller, applications must assure that the time from the transfer of one set of instruction data until the next instruction data transfer is significantly longer than the instruction execution time.

Instruction Table

	Iable			-		
Instruction	D0 D1 D39	D40 D41 D42 D43 D44 D45 D46 D47	D48 D49 D50 D51 D52 D53 D54 D55	D56 D57 D58 D59	D60 D61 D62 D63	Execution time *8
Set display technique *5				DT1 DT2 FC OC	0 0 0 1	0μs/108μs *5
Display on/off control		DG1 DG2 DG3 DG4 DG5 DG6 DG7 DG8	DG9 DG10 DG11 DG12 DG13 DG14 DG15 DG16	M A SC SP	0 0 1 0	0μs/27μs *9
Display shift				M A R/L X	0 0 1 1	27µs
Set AC address			DA0 DA1 DA2 DA3 DA4 DA5 X X	RAO RA1 RA2 RA3	0 1 0	27µs
DCRAM data write *6		AC0 AC1 AC2 AC3 AC4 AC5 AC6 AC7	DA0 DA1 DA2 DA3 DA4 DA5 X X	IM X X WI	0 1 0 1	27μs
ADRAM data write *7		AD1 AD2 AD3 AD4 AD5 X X X	RAO RA1 RA2 RA3 X X X X	X X WI	0 1 1 0	27µs
CGRAM data write	CD1 CD2CD40	CD41 CD42 CD43 CD44 CD45 X X X	CA0 CA1 CA2 CA3 CA4 CA5 CA6 CA7	× × × ×	0 1 1 1	27µs
Set display contrast			CT0 CT1 CT2 CT3 X X X X	стс х х х	1 0 0 0	sh0
Set key scan output port/ general-purpose output port state			KC1 KC2 KC3 KC4 KC5 KC6 PC40 PC41	PC1 PC2 PC3 X	1 0 0 1	sηO
Notes: *5. Be sur	re to execute the "s	*5. Be sure to execute the "set display technique" instruction first after power-on (VDET-based system reset). Note that the execution time of this first	wer-on (VDET-based system reset). Note th	at the execution time c	of this first	X: don't care

www.onsemi.com 13

OI UIIS IIIS IIIS 5. Be sure to execute the "set display technique" instruction first after power-on (VDET-pased system reset). Note that the execution time instruction is 108µs (fosc=300kHz, fCK=300kHz).

*6. The data format differs when the "DCRAM data write" instruction is executed in the increment mode (IM = 1). (See detailed instruction descriptions .)

*7. The data format differs when the "ADRAM data write" instruction is executed in the increment mode (IM = 1). (See detailed instruction descriptions.)

*8. The execution times listed here apply when fosc=300kHz, fCK=300kHz. The execution times differ when the oscillator frequency fosc or the external clock frequency fCK differs.

Example: When fosc = 210kHz, fCK = 210kHz $27\mu s \times \frac{300}{210} = 39\mu s$, $108\mu s \times \frac{300}{210} = 155\mu s$

*9. When the sleep mode (SP = 1) is set, the execution time is $27\mu s$ (when fosc = 300kHz, fCK = 300kHz).

Detailed Instruction Descriptions

• Set display technique ... <Sets the display technique>

(Display technique)

			Co	ode			
D56	D57	D58	D59	D60	D61	D62	D63
DT1	DT2	FC	0C	0	0	0	1
						X: dor	n't care

Note: Be sure to execute the "set display technique" instruction first after power-on (V_{DET}-based system reset).

DT1, DT2: Sets the display technique

DT1	DTO	Disaleu testerious	Outpu	ut pins	
DIT	DT2	Display technique	COM9	COM10	
0	0	1/8 duty, 1/4 bias drive	V _{LCD} 4 level	V _{LCD} 4 level	
1	0	1/9 duty, 1/4 bias drive	COM9	V _{LCD} 4 level	N
0	1	1/10 duty, 1/4 bias drive	COM9	COM10	

Note: *10. COMn (n=9,10): Common output

FC: Sets the frame frequency of the common and segment output waveforms

		Frame frequency	
FC	1/8 duty, 1/4 bias drive	1/9 duty, 1/4 bias drive	1/10 duty, 1/4 bias drive
	f8[Hz]	f9[Hz]	f10[Hz]
0	fosc/3072, f _{CK} /3072	fosc/3456, f _{CK} /3456	fosc/3840, f _{CK} /3840
1	fosc/1536, f _{CK} /1536	fosc/1728, f _{CK} /1728	fosc/1920, f _{CK} /1920

OC: Sets the RC oscillator operating mode and external clock operating mode.

OC	OSC pin function
0	RC oscillator operating mode
1	External clock operating mode

Note: *11. When selecting the RC oscillator operating mode, be sure to connect an external resistor Rosc and an external capacitor Cosc to the OSC pin.

\bullet Display on/off control ... <Turns the display on or off>

(Display ON/OFF control)

Code								
D40 D41 D42 D43 D44 D45 D46 D47 D48 D49 D50 D51 D52 D53 D54 D55	D56	D57	D58	D59	D60	D61	D62	2 D63
DG1 DG2 DG3 DG4 DG5 DG6 DG7 DG8 DG9 DG10 DG11 DG12 DG13 DG14 DG15 DG16	М	А	SC	SP	0	0	1	0
					Х	X: de	on'í	care

M, A: Specifies the data to be turned on or off

М	А	Display operating state						
0	0	Both MDATA and ADATA are turned off (The display is forcibly turned off regardless of the DG1 to DG16 data.)						
0	1	Only ADATA is turned on (The ADATA of display digits specified by the DG1 to DG16 data are turned on.)						
1	0	Only MDATA is turned on (The MDATA of display digits specified by the DG1 to DG16 data are turned on.)						
1	4	Both MDATA and ADATA are turned on						
I	I	(The MDATA and ADATA of display digits specified by the DG1 to DG16 data are turned on.)						

Note: *12. MDATA, ADATA 5×7 dot matrix display

5×8 dot matrix display







5×9 dot matrix display





DG1 to DG16: Specifies the display digit

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Display digit data	DG1	DG2	DG3	DG4	DG5	DG6	DG7	DG8	DG9	DG10	DG11	DG12	DG13	DG14	DG15	DG16

For example, if DG1 to DG7 are 1, and DG8 to DG16 are 0, then display digits 1 to 7 will be turned on, and display digits 8 to 16 will be turned off (blanked).

SC: Controls the common and segment output pins

SC	Common and segment output pin states
0	Output of LCD drive waveforms
1	Fixed at the V _{LCD} 4 level (all segments off)

Note: *13. When SC is 1, the S1 to S80 and COM1 to COM10 output pins are set to the V_{LCD}4 level, regardless of the M, A, and DG1 to DG16 data.

SP: Controls the normal mode and sleep mode

SP	Mode
0	Normal mode
1	Sleep mode The common and segment pins go to the V_{LCD} 4 level and the oscillator on the OSC pin is stopped (although it operates during key scan operations) in RC oscillator operating mode (OC="0") and reception of the external clock is stopped (external clock is received during key scan operations) in external clock operating mode (OC="1"), to reduce current drain. Although the "display on/off control", "set display contrast" and "set key scan output port/general-purpose output port state" (disallowed to set the clock output at the P4 pin) instructions can be executed in this mode, applications must return the IC to normal mode to execute any of the other instruction setting. When the IC is in external clock operating mode, be sure to stop the external clock input after the lapse of the instruction execution time (27µs: f_{CK} =300kHz).

• Display shift ... <Shifts the display>

(Display shift)

	Code													
D56	D57	D58	D59	D60	D61	D62	D63							
М	А	R/L	Х	0	0	1	1							

X: don't care

M, A: Sp	ecifies th	ne data to be shifted
М	А	Shift operating state
0	0	Neither MDATA nor ADATA is shifted
0	1	Only ADATA is shifted
1	0	Only MDATA is shifted
1	1	Both MDATA and ADATA are shifted

R/L: Specifies the shift direction

R/L	Shift direction
0	Shift left
1	Shift right

• Set AC address... <Specifies the DCRAM and ADRAM address for AC> (Set AC)

(2001	- /														
							Co	ode							
D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
DA0	DA1	DA2	DA3	DA4	DA5	х	х	RA0	RA1	RA2	RA3	0	1	0	0
													X:	don't	care
DA0 to DA5: DCRAM address															
DA0	DA1	DA	42	DA3	DA4	DA5									
LSB						MSB									
\uparrow						\uparrow									
Least si	gnifica	nt bit			Mos	t signifio	cant bi	t							
RA0 to	RA3	: ADR	RAM	addres	S										
RA0	RA1	RA	42	RA3											
LSB				MSB											
\uparrow				\uparrow											

Least significant bit Most significant bit

This instruction loads the 6-bit DCRAM address DA0 to DA5 and the 4-bit ADRAM address RA0 to RA3 into the AC.

• DCRAM data write ... < Specifies the DCRAM address and stores data at that address>

(Write data to DCRAM)

											Coc	de											
D40	D41	D42	D43	D44	D45	D46	D47	D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7	DA0	DA1	DA2	DA3	DA4	DA5	Х	х	IM	Х	Х	Х	0	1	0	1
																				Х	: don	i't ca	re

DA0 to DA5: DCRAM address

DA0	DA1	DA2	DA3	DA4	DA5	
LSB					MSB	
\uparrow					\uparrow	
Least sig	gnificant	bit		Mos	t significa	ant bit

4	AC0 to	AC7: I	DCRAM	I data (o	characte	er code)			
	AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7	
	LSB							MSB	
	\uparrow							\uparrow	
I	Least sig	gnificant	bit				Mos	st signific	ant bit

This instruction writes the 8 bits of data AC0 to AC7 to DCRAM. This data is a character code, and is converted to a 5×7 , 5×8 , or 5×9 dot matrix display data using CGROM or CGRAM.

IM: Sets the method of writing data to DCRAM

IM	DCRAM data write method
0	Normal DCRAM data write (Specifies the DCRAM address and writes the DCRAM data.)
1	Increment mode DCRAM data write (Increments the DCRAM address by +1 each time data is written to DCRAM.)

Notes: *14.

• DCRAM data write method when IM = 0



• DCRAM data write method when IM = 1

(Instructions other than the "DCRAM data write" instruction cannot be executed.)



Data format at (1) (24 bits)

	Code																						
D40	D41	D42	D43	D44	D45	D46	D47	D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7	DA0	DA1	DA2	DA3	DA4	DA5	х	х	IM	х	х	Х	0	1	0	1
																					X	: don	't care

Data format at (2) (8 bits)

			Со	de			
D56	D57	D58	D59	D60	D61	D62	D63
AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7

Data format at (3) (16 bits)

							C	Code							
D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7	0	х	Х	х	0	1	0	1
													X:	don'	t care

• ADRAM data write ... <Specifies the ADRAM address and stores data at that address> (Write data to ADRAM)

	Code																						
D40	D41	D42	D43	D44	D45	D46	D47	D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
AD1	AD2	AD3	AD4	AD5	Х	Х	Х	RA0	RA1	RA2	RA3	Х	х	Х	Х	IM	Х	Х	Х	0	1	1	0
																						1	

X: don't care

RA0 to RA3:ADRAM address

RA0	RA1	RA2	RA3	
LSB			MSB	
\uparrow			\uparrow	
Least sig	gnificant	bit	Most sig	nificant bit

AD1 to AD5: ADATA display data

In addition to the 5×7, 5×8, or 5×9 dot matrix display data (MDATA), this IC supports direct display of the five accessory display segments provided in each digit as ADATA. This display function does not use CGROM or CGRAM. The figure below shows the correspondence between the data and the display. When ADn = 1 (where n is an integer between 1 and 5) the segment corresponding to that data will be turned on.



ADATA	Corresponding output pin
AD1	S5m+1 (m is an integer between 0 and 15)
AD2	S5m+2
AD3	S5m+3
AD4	S5m+4
AD5	S5m+5

IM: Sets the method of writing data to ADRAM

IM	ADRAM data write method
0	Normal ADRAM data write (Specifies the ADRAM address and writes the ADRAM data.)
1	Increment mode ADRAM data write (Increments the ADRAM address by +1 each time data is written to ADRAM.)

Notes: *15.

• ADRAM data write method when IM = 0



• ADRAM data write method when IM = 1

(Instructions other than the "ADRAM data write" instruction cannot be executed.)



Data format at (4) (24 bits)

	Code																							
D4	10	D41	D42	D43	D44	D45	D46	D47	D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
AD	D1 /	AD2	AD3	AD4	AD5	х	Х	Х	RA0	RA1	RA2	RA3	х	Х	Х	Х	IM	Х	Х	Х	0	1	1	0

X: don't care

Data format at (5) (8 bits)

		С	ode			
D56 D57	D58	D59	D60	D61	D62	D63
AD1 AD2	AD3	AD4	AD5	Х	х	Х
				X:	don'	t care

Data format at (6) (16 bits)

	Code														
D48 C	049	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
AD1 A	AD2	AD3	AD4	AD5	х	х	Х	0	х	Х	Х	0	1	1	0
													X: (don'i	t care

• CGRAM data write ... <Specifies the CGRAM address and stores data at that address> (Write data to CGRAM)

								Code							
D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
CD1	CD2	CD3	CD4	CD5	CD6	CD7	CD8	CD9	CD10	CD11	CD12	CD13	CD14	CD15	CD16

	Code														
D16	D17	D18	D19	D20	D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31
CD17	CD18	CD19	CD20	CD21	CD22	CD23	CD24	CD25	CD26	CD27	CD28	CD29	CD30	CD31	CD32

								Code							
D32	D33	D34	D35	D36	D37	D38	D39	D40	D41	D42	D43	D44	D45	D46	D47
CD33	CD34	CD35	CD36	CD37	CD38	CD39	CD40	CD41	CD42	CD43	CD44	CD45	Х	Х	х

							(Code							
D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	Х	Х	Х	Х	0	1	1	1

X: don't care

CA0 to CA7: CGRAM address										
CA0 CA1 CA2 CA3 CA4 CA5 CA6 CA7										
LSB							MSB			
\uparrow						\uparrow				
Least sig	gnificant	bit	Most significant			nt bit				

CD1 to CD45: CGRAM data (5×7, 5×8, or 5×9 dot matrix display data)

The bit CDn (where n is an integer between 1 and 45) corresponds to the 5×7 , 5×8 , or 5×9 dot matrix display data. The figure below shows that correspondence. When CDn is 1 the dots which correspond to that data will be turned on.

CD1	CD2	CD3	CD4	CD5
CD6	CD7	CD8	CD9	CD10
CD11	CD12	CD13	CD14	CD15
CD16	CD17	CD18	CD19	CD20
CD21	CD22	CD23	CD24	CD25
CD26	CD27	CD28	CD29	CD30
CD31	CD32	CD33	CD34	CD35
CD36	CD37	CD38	CD39	CD40
CD41	CD42	CD43	CD44	CD45

Note: *16. CD1 to CD35: 5×7 dot matrix display data CD1 to CD40: 5×8 dot matrix display data CD1 to CD45: 5×9 dot matrix display data • Set display contrast... <Sets the display contrast> (Set display contrast)

							Coc	de							
D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
CT0	CT1	CT2	CT3	Х	х	Х	Х	CTC	Х	х	Х	1	0	0	0

X: don't care

CT0 to CT3: Sets the display contrast (11 steps)

-			anopray	
CT0	CT1	CT2	CT3	LCD drive 4/4 bias voltage supply V_{LCD} 0 level
0	0	0	0	0.94V _{LCD} =V _{LCD} -(0.03V _{LCD} ×2)
1	0	0	0	0.91V _{LCD} =V _{LCD} -(0.03V _{LCD} ×3)
0	1	0	0	0.88V _{LCD} =V _{LCD} -(0.03V _{LCD} ×4)
1	1	0	0	0.85V _{LCD} =V _{LCD} -(0.03V _{LCD} ×5)
0	0	1	0	0.82V _{LCD} =V _{LCD} -(0.03V _{LCD} ×6)
1	0	1	0	0.79V _{LCD} =V _{LCD} -(0.03V _{LCD} ×7)
0	1	1	0	0.76V _{LCD} =V _{LCD} -(0.03V _{LCD} ×8)
1	1	1	0	0.73V _{LCD} =V _{LCD} -(0.03V _{LCD} ×9)
0	0	0	1	0.70V _{LCD} =V _{LCD} -(0.03V _{LCD} ×10)
1	0	0	1	0.67V _{LCD} =V _{LCD} -(0.03V _{LCD} ×11)
0	1	0	1	$0.64V_{LCD}=V_{LCD}-(0.03V_{LCD}\times 12)$

CTC: Sets the display contrast adjustment circuit state

CTC	Display contrast adjustment circuit state						
0	The display contrast adjustment circuit is disabled, and the V_{LCD} 0 pin level is forced to the V_{LCD} level.						
1	The display contrast adjustment circuit operates, and the display contrast is adjusted.						

Note that although the display contrast can be adjusted by operating the built-in display contrast adjustment circuit, it is also possible to apply fine adjustments to the contrast by connecting an external variable resistor to the V_{LCD}4 pin and modifying the V_{LCD}4 pin voltage. However, the following conditions must be met: V_{LCD}0-V_{LCD}4 \ge 4.5V, and 1.5V \ge V_{LCD}4 \ge 0V.

• Set key scan output port/general-purpose output port state

... <Sets the key scan output port and general-purpose output port states>

(Key scan output port and General-purpose output port control)

							С	ode							
D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
KC1	KC2	KC3	KC4	KC5	KC6	PC40	PC41	PC1	PC2	PC3	х	1	0	0	1
														37 1	•.

X:don't care

KC1 to KC6: Sets the key scan output pin KS1 to KS6 state

	F					
Output pin	KS1	KS2	KS3	KS4	KS5	KS6
Key scan output state setting data	KC1	KC2	KC3	KC4	KC5	KC6

When KC1 to KC3 are set to 1 and KC4 to KC6 are set to 0, in the key scan standby state, the KS1 to KS3 output pins will output the high level (V_{DD}) and KS4 to KS6 will output the low level (V_{SS}).

Note that key scan output signals are not output from output pins that are set to the low level.

PC1, PC2, PC3: Sets the general-purpose output port P1, P2, P3 state

	-p	r r	,,
Output pin	P1	P2	P3
General-purpose output port state setting	PC1	PC2	PC3

When PC1 is set to 1 and PC2 to PC3 are set to 0, P1 output pin will output the high levels (V_{DD}) and P2 to P3 will output the low levels (V_{SS}).

PC40, PC41: Sets the general-purpose output port P4 state

PC40	PC41	Output pin (P4) state			
0	0	"L"(V _{SS})			
1	0	"H"(V _{DD})			
0	1	Clock signal output (fosc/2, f _{CK} /2)			
1	1	Clock signal output (fosc/8, f _{CK} /8)			

Serial Data Output

(1) When CL is stopped at the low level



(2) When CL is stopped at the high level



• SA: Sleep acknowledge data

Output Data

(1) KD1 to KD30: Key data

When a key matrix of up to 30 keys is formed from the KS1 to KS6 output pins and the KI1 to KI5 input pins and one of those keys is pressed, the key output data corresponding to that key will be set to 1. The table shows the relationship between those pins and the key data bits.

	KI1	KI2	KI3	KI4	KI5
KS1	KD1	KD2	KD3	KD4	KD5
KS2	KD6	KD7	KD8	KD9	KD10
KS3	KD11	KD12	KD13	KD14	KD15
KS4	KD16	KD17	KD18	KD19	KD20
KS5	KD21	KD22	KD23	KD24	KD25
KS6	KD26	KD27	KD28	KD29	KD30

(2) SA : Sleep acknowledge data

This output data bit is set to the state when the key was pressed. Also, while DO will be low in this case, if serial data is input and the mode is set (to normal or sleep mode) during this period, that mode will be set. SA will be 1 in Sleep mode and 0 in normal mode.

Note: *17. If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data(SA) will be invalid.

Key Scan Operation Functions

(1) Key scan timing

The key scan period is 2304T(s). To reliably determine the on/off state of the keys, the LC75818PT scans the keys twice and determines that a key has been pressed when the key data agrees. It outputs a key data read request (a low level on DO) 4800T(s) after starting a key scan. If the key data dose not agree and a key was pressed at that point, it scans the keys again. Thus the LC75818PT cannot detect a key press shorter than 4800T(s).



Note: *18. Not that the high/low states of these pins are determined by the "set key scan output port/general-purpose output port state" instruction, and that key scan output signals are not output from pins that are set to low.

- (2) In normal mode
 - The pins KS1 to KS6 are set to high or low with the "set key scan output port/general-purpose output port state" instruction.
 - If a key on one of the lines corresponding to a KS1 to KS6 pin which is set high is pressed, a key scan is started and the keys are scanned until all keys are released. Multiple key presses are recognized by determining whether multiple key data bits are set.
 - If a key is pressed for longer than 4800T(s) (Where T=1/fosc, T=1/f_{CK}) the LC75818PT outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
 - After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75818PT performs another key scan. Also note that DO, being an open-drain output, requires a pull-up resistor (between 1 k Ω and 10 k Ω).



(3) In sleep mode

- The pins KS1 to KS6 are set to high or low with the "set key scan output port/general-purpose output port state" instruction.
- If a key on one of the lines corresponding to a KS1 to KS6 pin which is set high is pressed in the RC oscillator operating mode, the oscillator on the OSC pin is started (the IC starts receiving the external clock in external clock operating mode) and a key scan is performed. Keys are scanned until all keys released. Multiple key presses are recognized by determining whether multiple key data bits are set.
- If a key is pressed for longer than 4800T(s) (Where T=1/fosc, T=1/f_{CK}) the LC75818PT outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
- After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75818PT performs another key scan. However, this dose not clear sleep mode. Also note that DO, being an open-drain output, requires a pull-up resistor (between 1 k Ω and 10 k Ω).
- Sleep mode key scan example

Example: When a "display on/off control (SP=1)" instruction and a "set key scan output port/general-purpose output port state (KC1 to KC5= 0, KC6=1)" instruction are executed. (i.e. sleep mode with only KS6 high.)



When any one of these keys is pressed in RC oscillator operating mode, the oscillator on the OSC pin is started (the IC starts receiving the external clock in external clock operating mode) and the keys are scanned.

Note: *19. These diodes are required to reliably recognize multiple key presses on the KS6 line when sleep mode state with only KS6 high, as in the above example.

That is, these diodes prevent incorrect operations due to sneak currents in the KS6 key scan output signal when keys on the KS1 to KS5 lines are pressed at the same time.



Multiple Key Presses

Although the LC75818PT is capable of key scanning without inserting diodes for dual key presses, triple key presses on the KI1 to KI5 input pin lines, or multiple key presses on the KS1 to KS6 output pin lines, multiple presses other than these cases may result in keys that were not pressed recognized as having been pressed.

Therefore, a diode must be inserted in series with each key. Applications that do not recognize multiple key presses of three or more keys should check the key data for three or more 1 bits and ignore such data.



When a "set display technique" instruction with FC = 0 is executed: $f8 = \frac{fosc}{3072}$, $f8 = \frac{f_{CK}}{3072}$ When a "set display technique" instruction with FC = 1 is executed: $f8 = \frac{fosc}{1536}$, $f8 = \frac{f_{CK}}{1536}$



 $f9 = \frac{fosc}{1728}$, f9 =When a "set display technique" instruction with FC = 1 is executed:

1/10 Duty, 1/4 Bias Drive Technique



Clock Signal Output Waveform



Voltage Detection Type Reset Circuit (VDET)

This circuit generates an output signal and resets the system when logic block power is first applied and when the voltage drops, i.e., when the logic block power supply voltage is less than or equal to the power down detection voltage V_{DET} , which is 2.2 V, typical. To assure that this function operates reliably, a capacitor must be added to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when the logic block power is first applied and the logic block power supply voltage V_{DD} fall time when the voltage drops are both at least 1 ms. (See Figure 5.)

Power Supply Sequence

The following sequences must be observed when power is turned on and off. (See Figure 5.)

• Power on: Logic block power supply(V_{DD}) on \rightarrow LCD driver block power supply (V_{LCD}) on

• Power off: LCD driver block power supply(V_{LCD}) off \rightarrow Logic block power supply (V_{DD}) off

When 5 V signal is applied to the CE, CL, DI, and INH pins which are to be connected to the controller and if the logic block power supply (V_{DD}) is off, set the input voltage at the CE, CL, DI, and INH pins to 0V and apply the 5 V signal to these pins after turning on the logic block power supply (V_{DD}).

System Reset

1. Reset function

The LC75818PT performs a system reset with the V_{DET} . When a system reset is applied, the display is turned off, key scanning is disabled, the key data is reset, and the general-purpose output ports are set to and held at the low level (V_{SS}).

These states that are created as a result of the system reset can be cleared by executing the instruction described below. (See Figure 5.)

• Clearing the display off state

Display operation can be enabled by executing a "display on/off control" instruction. However, since the contents of the DCRAM, ADRAM, and CGRAM are undefined, applications must set the contents of these memories before turning on display with the "display on/off control" instruction. That is, applications must execute the following instructions.

- Set display technique (The "set display technique" instruction must be executed first.)
- DCRAM data write
- ADRAM data write (If the ADRAM is used.)
- CGRAM data write (If the CGRAM is used.)
- Set AC address
- Set display contrast (If the display contrast adjustment circuit is used.)

After executing the above instructions, applications must turn on the display with a "display on/off control" instruction.

Note that when applications turn off in the normal mode, applications must turn off the display with a "display on/off control" instruction or the $\overline{\text{INH}}$ pin.

• Clearing the key scan disable and key data reset states

By executing the following instructions not only create a state in which key scanning can be performed, but also clear the key data reset.

- "Set display technique" (The "set display technique" instruction must be executed first.)
- "Set key scan output port / general-purpose output port state"

• Clearing the general-purpose output ports locked at the low level (VSS) state

By executing the following instructions clear the general-purpose output ports locked at the low level (V_{SS}) state and set the states of the general-purpose output ports.

- "Set display technique" (The "set display technique" instruction must be executed first.)
- "Set key scan output port / general-purpose output port state"



[Figure 5]

2. Block states during a system reset

(1) CLOCK GENERATOR, TIMING GENERATOR

When a reset is applied, these circuits are forcibly initialized internally. Then, when the "set display technique" instruction is executed, oscillation of the OSC pin starts in RC oscillator operating mode (the IC starts receiving the external clock in external clock operating mode), execution of the instruction is enabled.

(2) INSTRUCTION REGISTER, INSTRUCTION DECODER

When a reset is applied, these circuits are forcibly initialized internally. Then, when instruction execution starts, the IC operates according to those instructions.

(3) ADDRESS REGISTER, ADDRESS COUNTER

When a reset is applied, these circuits are forcibly initialized internally. Then, the DCRAM and the ADRAM addresses are set when "Set AC address" instruction is executed.

(4) DCRAM, ADRAM, CGRAM

Since the contents of the DCRAM, ADRAM, and CGRAM become undefined during a reset, applications must execute "DCRAM data write", "ADRAM data write (If the ADRAM is used.)", and "CGRAM data write (If the CGRAM is used.)" instructions before executing a "display on/off control" instruction.

(5) CGROM

Character patterns are stored in this ROM.

(6) LATCH

Although the value of the data in the latch is undefined during a reset, the ADRAM, CGROM, and CGRAM data is stored by executing a "display on/off control" instruction.

(7) COMMON DRIVER, SEGMENT DRIVER

These circuits are forced to the display off state when a reset is applied.

(8) CONTRAST ADJUSTER

Display contrast adjustment circuit operation is disabled when a reset is applied. After that, the display contrast can be set by executing a "set display contrast" instruction.

(9) KEY SCAN, KEY BUFFER

When a reset is applied, these circuits are forcibly initialized internally, and key scan operation is disabled. Also, the key data is all set to 0. After that, key scanning can be performed by executing a "set key scan output port/general-purpose output port state" instruction.

(10) GENERAL PORT

When a reset is applied, the general-purpose output port state is locked at the low level (VSS).

(11) CCB INTERFACE, SHIFT REGISTER

These circuits go to the serial data input wait state.



Output pin	State during reset					
S1 to S80	L (V _{LCD} 4)					
COM1 to COM10	L (V _{LCD} 4)					
KS1 to KS6	L (V _{SS})					
P1 to P4	L (V _{SS})					
D0	H *20					

Note: *20. Since this output pin is an open-drain output, a pull-up resistor (between 1 k Ω and 10 k Ω) is required. This pin is held at the high level even if a key data read operation is performed before executing the "set display technique" or "set key scan output port/general-purpose output port state" instruction.

OSC Pin Peripheral Circuit

(1) RC oscillator operating mode (when the "set display technique (OC = 0)" instruction is executed) When RC oscillator operating mode is selected, an external resistor Rosc and an external capacitor Cosc must be connected between the OSC pin and GND.



(2) External clock operating mode (when the "set display technique (OC = 1)" instruction is executed) When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22 k Ω) between the OSC pin and external clock output pin (external oscillator). Determine the value of the resistance according to the maximum allowable current value at the external clock output pin. Also make sure that the waveform of the external clock is not heavily distorted.



Note: *21. Allowable current value at external clock output pin > $\frac{V_{DD}}{Rg}$

Note when applying a 5V signal to the CE, CL, DI, and $\overline{\rm INH}$ pins

When applying a 5 V signal to the CE, CL, DI, and $\overline{\text{INH}}$ pins which are to be connected to the controller, set the input voltage to the CE, CL, DI, and $\overline{\text{INH}}$ pins to 0V if the logic block power supply (V_{DD}) is off, and apply the 5 V signal to those pins after turning on the logic block power supply (V_{DD}).

1/8 duty, 1/4 bias drive technique (for use with normal panels)



- Note *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when power is applied and the logic block power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as the LC75818PT is reset by the V_{DET}.
 - *23. If a variable resistor is not used for display contrast fine adjustment, the $V_{LCD}4$ pin must be connected to ground.
 - *24. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22 k Ω) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
 - *25. If the function of $\overline{\text{INH}}$ pin is not used, the $\overline{\text{INH}}$ pin must be connected to the logic block power supply V_{DD}.
 - *26. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 k Ω and 10 k Ω) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *27 When applying a 5 V signal to the CE, CL, DI, and INH pins, set the input voltage to 0 V if the logic block power supply (V_{DD}) is off, and apply the 5 V signal to those pins after turning on the logic block power supply (V_{DD}).

1/8 duty, 1/4 bias drive technique (for use with large panels)



- Note *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when power is applied and the logic block power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as the LC75818PT is reset by the V_{DET}.
 - *23. If a variable resistor is not used for display contrast fine adjustment, the V_{LCD}4 pin must be connected to ground.
 - *24. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22 k Ω) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
 - *25. If the function of $\overline{\text{INH}}$ pin is not used, the $\overline{\text{INH}}$ pin must be connected to the logic block power supply VDD.
 - *26. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 k Ω and 10 k Ω) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *27 When applying a 5 V signal to the CE, CL, DI, and INH pins, set the input voltage to 0 V if the logic block power supply (V_{DD}) is off, and apply the 5 V signal to those pins after turning on the logic block power supply (V_{DD}).

1/9 duty, 1/4 bias drive technique (for use with normal panels)



- Note *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when power is applied and the logic block power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as the LC75818PT is reset by the V_{DET}.
 - *23. If a variable resistor is not used for display contrast fine adjustment, the $V_{LCD}4$ pin must be connected to ground.
 - *24. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22 k Ω) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
 - *25. If the function of $\overline{\text{INH}}$ pin is not used, the $\overline{\text{INH}}$ pin must be connected to the logic block power supply V_{DD}.
 - *26. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 k Ω and 10 k Ω) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *27 When applying a 5 V signal to the CE, CL, DI, and $\overline{\text{INH}}$ pins, set the input voltage to 0 V if the logic block power supply (V_{DD}) is off, and apply the 5 V signal to those pins after turning on the logic block power supply (V_{DD}).

1/9 duty, 1/4 bias drive technique (for use with large panels)



- Note *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when power is applied and the logic block power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as the LC75818PT is reset by the V_{DET}.
 - *23. If a variable resistor is not used for display contrast fine adjustment, the $V_{LCD}4$ pin must be connected to ground.
 - *24. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22 k Ω) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
 - *25. If the function of INH pin is not used, the INH pin must be connected to the logic block power supply VDD.
 - *26. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 k Ω and 10 k Ω) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *27 When applying a 5 V signal to the CE, CL, DI, and INH pins, set the input voltage to 0 V if the logic block power supply (V_{DD}) is off, and apply the 5 V signal to those pins after turning on the logic block power supply (V_{DD}).

1/10 duty, 1/4 bias drive technique (for use with normal panels)



- Note *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when power is applied and the logic block power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as the LC75818PT is reset by the V_{DET}.
 - *23. If a variable resistor is not used for display contrast fine adjustment, the V_{LCD}4 pin must be connected to ground.
 - *24. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be
 - connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22 k Ω) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
 - *25. If the function of INH pin is not used, the INH pin must be connected to the logic block power supply V_{DD} .
 - *26. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 k Ω and 10 k Ω) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *27 When applying a 5 V signal to the CE, CL, DI, and INH pins, set the input voltage to 0 V if the logic block power supply (V_{DD}) is off, and apply the 5 V signal to those pins after turning on the logic block power supply (V_{DD}).

1/10 duty, 1/4 bias drive technique (for use with large panels)



- Note *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when power is applied and the logic block power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as the LC75818PT is reset by the V_{DET}.
 - *23. If a variable resistor is not used for display contrast fine adjustment, the $V_{LCD}4$ pin must be connected to ground.
 - *24. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22 k Ω) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
 - *25. If the function of INH pin is not used, the INH pin must be connected to the logic block power supply VDD.
 - *26. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 k Ω and 10 k Ω) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *27 When applying a 5 V signal to the CE, CL, DI, and INH pins, set the input voltage to 0 V if the logic block power supply (V_{DD}) is off, and apply the 5 V signal to those pins after turning on the logic block power supply (V_{DD}).

LSB Instruction (hexadecimal) MSB Display Operation No. D40 to D44 to D48 to D52 to D56 to D60 to D43 D47 D51 D55 D59 D63 Power application Initializes the IC. 1 (Initialization with the VDFT) The display is in the off state. Set display technique Sets to 1/8 duty 1/4 bias display drive 2 technique Λ 8 DCRAM data write (increment mode) Writes the display data " " to DCRAM 3 address 00H 0 2 0 0 1 А DCRAM data write (increment mode) Writes the display data "S" to DCRAM 4 address 01H 3 5 DCRAM data write (increment mode) Writes the display data "A" to DCRAM 5 4 address 02H DCRAM data write (increment mode) Writes the display data "N" to DCRAM 6 address 03H F 4 DCRAM data write (increment mode) Writes the display data "Y" to DCRAM 7 5 address 04H 9 DCRAM data write (increment mode) Writes the display data "O" to DCRAM 8 4 address 05H F Writes the display data " " to DCRAM DCRAM data write (increment mode) 9 address 06H Λ 2 DCRAM data write (increment mode) Writes the display data "L" to DCRAM 10 address 07H С 4 DCRAM data write (increment mode) Writes the display data "S" to DCRAM 11 address 08H 3 5 DCRAM data write (increment mode) Writes the display data "I" to DCRAM 12 4 address 09H DCRAM data write (increment mode) Writes the display data " " to DCRAM 13 address 0AH 2 0 DCRAM data write (increment mode) Writes the display data "L" to DCRAM 14 address 0BH С 4 DCRAM data write (increment mode) Writes the display data "C" to DCRAM 15 address 0CH 3 4 DCRAM data write (increment mode) Writes the display data "7" to DCRAM 16 address 0DH 3 DCRAM data write (increment mode) Writes the display data "5" to DCRAM 17 address 0EH 3 5 DCRAM data write (increment mode) Writes the display data "8" to DCRAM 18 address 0FH 3 8 DCRAM data write (increment mode) Writes the display data "1" to DCRAM 19 address 10H 3 DCRAM data write (increment mode) Writes the display data "8" to DCRAM 20 address 11H 3 8 DCRAM data write (increment mode) Writes the display data " " to DCRAM 21 address 12H 0 2 0 А

Sample Correspondence between Instructions and the Display (When the LC75818PT-8560 is used)

Continued on next page.

Continu	icu nom p	freceding p	lage.										
	LSB	In	struction (h	exadecima	al)	MSB							
No.	D40 to	D44 to	D48 to	D52 to	D56 to	D60 to	C	Display	Operation				
	D43	D47	D51	D55	D59	D63							
22			Set AC	address					Loads the DCRAM address 00H and the				
22	0 0 0				2			ADRAM address 0H into AC					
23			Display on	/off control			SANVO	LSI LC758	Turns on the LCD for all digits (16 digits) in				
	F	F	F	F	1	4	SANTO		MDATA				
24		•	Displa	iy shift		•		LSI LC7581					
					1	С	SANTOL	131 107301	Shifts the display (MDATA only) to the left				
			Displa	ıy shift				SI LC75818					
25	1						ANTO La	BI LC75616	Shifts the display (MDATA only) to the left				
			Displa	ıy shift			NYO LSI LC75818						
26				-	1	С		LC75010	Shifts the display (MDATA only) to the left				
-			Displa	iy shift			YO LSI LC75818						
27					1	С	10 131 1	LC/5616	Shifts the display (MDATA only) to the left				
-			Displa	iy shift			O LSI LC75818						
28					1	С	O LSI LO	575818	Shifts the display (MDATA only) to the left				
			Displa	iy shift			LSI LC75818		-				
29					1	С	LSI LC/	/5818	Shifts the display (MDATA only) to the left				
			Display on	/off control		-			Set to sleep mode, turns off the LCD for all				
30						4			digits				
<u> </u>	-	-	Display on	÷	-	I			Turns on the LCD for all digits (16 digits) in				
31	F	F	F	F	1	4	LSI LC7	5818	MDATA				
				address		I '			Loads the DCRAM address 00H and the				
32							SANYO LSI LC758		ADRAM address 0H into AC				
L						2	L						

Note: *28. This sample above assumes the use of 16 digits 5×7 dot matrix LCD. CGRAM and ADRAM are not used.

Notes on the controller key data read techniques

- 1. Timer based key data acquisition
 - Flowchart



• Timing chart



t5: Key scan execution time when the key data agreed for two key scans. (4800T(s))

- t6: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (9600T(s))
- t7: Key address (43H) transfer time
- t8: Key data read time

 $T = \frac{1}{fosc}$ $T = \frac{1}{fCK}$

• Explanation

In this technique, the controller uses a timer to determine key on/off states and read the key data. The controller must check the DO state when CE is low every t9 period without fail. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation.

The period t9 in this technique must satisfy the following condition.

t9>t6+t7+t8

If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.

- 2. Interrupt based key data acquisition
 - Flowchart



• Timing chart



- t5: Key scan execution time when the key data agreed for two key scans. (4800T(s))
- t6: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (9600T(s))
- t7: Key address (43H) transfer time
- t8: Key data read time

 $T = \frac{1}{fosc}$ $T = \frac{1}{fCK}$

• Explanation

In this technique, the controller uses interrupts to determine key on/off states and read the key data. The controller must check the DO state when CE is low. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation. After that the next key on/off determination is performed after the time t10 has elapsed by checking the DO state when CE is low and reading the key data. The period t10 in this technique must satisfy the following condition.

t10 > t6

If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.

	11																
	11	Â	Ä	Ê	Ë	Î	Ï	Ô	Ö	Û	Ü	ã	õ	å	0	'n	£
	1 0																
Ì	11	Á	À	É	́Ш	Í	Ì	Ó	Q	Ú	Ù	Ã	Õ	Å	a	ц,	<u>بە</u>
ľ	0 1																
i	110	111	Z	\times	μ	4	7	π	1		بَ ت	2	Ц	Ē	~	*	0
	0.0																
ľ	11(Ŕ	£	Ň	١K	<u>لمتعاملة الم</u>	Ť	1]	K	×	\sim	<	لد		ζ	ĸ	P
	11																
	1 0 1		R	\checkmark	Þ	H	*	Ŕ	+	Ź	7	Π	÷	à	К	4	\rightarrow
	1 0																
ľ	1 0	/	0			,	•	4	£	\mathbf{r}	Ţ	Н	*	Ą	Ц	Π	ŝ
	01																
ľ	100	â	ä	ê	ė	î	ï	ô	ö	û	ü	ñ	Š	S.	×00		ij
Ī	0 0																
1	1 0	á	à	é	è	í	ì	ó	ò	ú	ù	Ñ	Ç	N,	Ğ	Ļ	п
Ī	11																
l	01	d	Ь	r	s	t	n	v	w	x	y	z		_	{		
Ī	1 0																
ĺ	0 1	/	а	q	ပ	þ	e	f	ß	h	. I	j	k	I	m	ц	0
Ī	0 1																
ĺ	0 1	Р	ð	R	S	Т	U	Λ	W	x	Υ	Z]	¥]	(I
ĺ	0.0																
ľ	01	@	A	В	U	D	Е	F	G	Н	I	J	К	L	Μ	z	0
ĺ	11																
lard)	0 0	0	1	2	3	4	5	6	7	8	6		••	V	П	Λ	ż
Stanc	1 0																
ont (0 0			"	#	\$	%	&	÷)	(*	+	•	I		/
ter F	0001																
harac		ω	β	+1	• •	к	·?	Φ	φ	Æ	æ	Œ	æ		↓	<i>←</i>	\rightarrow
-8560 C	MSB 0 0 0 0	CG RAM(1)	(2)	(3)	(4)	(5)	(9)	(7)	(8)	(6)	(10)	(11)	(12)	(13)	(14)	(15)	(16)
LC75818PT-8560 Character Font (Standard)	Lower Upper 4BIT	0 0 0 0 0 LSB	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)				
LC75818PT-8560-H	TQFP120 14x14 / TQFP120 (Pb-Free / Halogen Free)	450 / Tray JEDEC				

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor and devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized very ever if such claim alleg