

## STFU10NK60Z

# N-channel 600 V, 0.68 Ω typ., 10 A, SuperMESH™ Power MOSFET in a TO-220FP ultra narrow leads package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ΙD	P <sub>tot</sub>
STFU10NK60Z	600 V	0.75 Ω	10 A	35 W

- Extremely high dv/dt capability
- 100% avalanche tested
- · Gate charge minimized
- Zener-protected

### **Applications**

Switching applications

### **Description**

This high voltage device is a Zener-protected N-channel Power MOSFET developed using the SuperMESH™ technology by STMicroelectronics, an optimization of the well-established PowerMESH™. In addition to a significant reduction in on-resistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications.

Table 1: Device summary

Order code	Marking	Package	Packaging
STFU10NK60Z	10NK60Z	TO-220FP ultra narrow leads	Tube

Contents STFU10NK60Z

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	TO-220FP ultra narrow leads package information	10
5	Revisio	n history	12

STFU10NK60Z Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	600	V
V <sub>GS</sub>	Gate-source voltage	±30	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	10	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	5.7	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	36	Α
Ртот	Total dissipation at T <sub>C</sub> = 25 °C	35	W
ESD	Gate-source, human body model (R = 1.5 kΩ, C = 100 pF)	4	kV
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	4.5	V/ns
Viso	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1s; $T_C$ = 25 °C)	2500	V
Tj	Operation junction temperature range	-55 to 150	°C
T <sub>stg</sub>	Storage temperature range	-55 10 150	C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	3.6	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or non-repetitive (pulse width limited by T <sub>J</sub> max)	10	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	300	mJ

<sup>&</sup>lt;sup>(1)</sup>Limited by package

<sup>(2)</sup>Pulse width limited by safe operating area

 $<sup>^{(3)}</sup>I_{SD}$  < 10 A , di/dt < 200 A/ $\mu s$  ,  $V_{DD}$  = 80 %  $V_{(BR)DSS}$ 

Electrical characteristics STFU10NK60Z

## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 5: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250  \mu\text{A}$	600			V
	Zara gata valtaga drain	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.5 A		0.68	0.75	Ω

#### Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	1370	ı	pF
Coss	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V},$ $f = 1 \text{ MHz}$	1	156	1	pF
Crss	Reverse transfer capacitance	1 – 1 111112	1	37	ı	pF
Coss eq <sup>(1)</sup>	Equivalent output capacitance	$V_{GS}$ = 0 V, $V_{DS}$ = 0 to 480 V	ı	93	ı	pF
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 8 \text{ A},$	ı	48	1	nC
$Q_{gs}$	Gate-source charge	V <sub>GS</sub> = 10 V	ı	8	ı	nC
$Q_{gd}$	Gate-drain charge	(see Figure 13: "Test circuit for gate charge behavior")	1	25	1	nC

#### Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 4 \text{ A},$	ı	20	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	20	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 12: "Test circuit for resistive load switching	ı	55	-	ns
t <sub>f</sub>	Fall time	times" and Figure 17: "Switching time waveform")	-	30	-	ns

 $<sup>^{(1)}</sup>$ Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>C_{\text{oss eq}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{oss}}$  when  $V_{\text{DS}}$  increases from 0 to 80%

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		-		10	V
I <sub>SDM</sub> <sup>(2)</sup>	Source-drain current (pulsed)		-		36	Α
V <sub>SD</sub> <sup>(3)</sup>	Forward on voltage	I <sub>SD</sub> = 10 A, V <sub>GS</sub> = 0 V	ı		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 8 A, di/dt = 100 A/µs,	-	570		ns
Qrr	Reverse recovery charge	$V_{DD} = 40 \text{ V}$ , $T_J = 150 \text{ °C}$	-	4.1		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 14: "Test circuit for inductive load switching and diode recovery times")	-	15		А

#### Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	±30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


<sup>&</sup>lt;sup>(1)</sup>Limited by package


<sup>(2)</sup>Pulse width limited by safe operating area


 $<sup>^{(3)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%


## 2.1 Electrical characteristics (curves)

















Figure 8: Normalized gate threshold voltage vs temperature HV08980 Vas(th)  $\bigvee_{DS} = \bigvee_{GS}$ (norm) ID=250 µA 1.1 1 0.9 0.8 0.7 0.6 150 T⊀℃> -100 **-**50 0 50 100







STFU10NK60Z Test circuits

## 3 Test circuits





Figure 13: Test circuit for gate charge behavior


12 V 47 KΩ 100 nF D.U.T.


2200 PF 47 KΩ OV<sub>G</sub>

AM01468v1

Figure 14: Test circuit for inductive load switching and diode recovery times







## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 4.1 TO-220FP ultra narrow leads package information

В  $\omega$ F1(x3)D G1 Ε 8576148\_

Figure 18: TO-220FP ultra narrow leads package outline

Table 10: TO-220FP ultra narrow leads mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
В	2.50		2.70
D	2.50		2.75
Е	0.45		0.60
F	0.65		0.75
F1	-		0.90
G	4.95		5.20
G1	2.40	2.54	2.70
Н	10.00		10.40
L2	15.10		15.90
L3	28.50		30.50
L4	10.20		11.00
L5	2.50		3.10
L6	15.60		16.40
L7	9.00		9.30
L8	3.20		3.60
L9	-		1.30
Dia.	3.00		3.20

Revision history STFU10NK60Z

# 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
07-Jan-2016	1	Initial release.
12-Sep-2016	2	Document status changed from preliminary to production data.  Minor text changes.
05-Dec-2016	3	Updated Features on cover page.  Updated Table 2: "Absolute maximum ratings" and added Table 4: "Avalanche characteristics".  Updated Table 5: "On /off states", Table 6: "Dynamic", Table 8: "Source drain diode" and Table 9: "Gate-source Zener diode".  Minor text changes

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

