

# $\begin{array}{l} \textbf{3A Step-Down Converter} \\ \textbf{with HyperLight Load}^{\mathbb{R}} \textbf{ and Output Voltage Select} \end{array} \\ \end{array}$

#### Features

- 2.4V to 5.5V Input Voltage Range
- 3A Continuous Output Current
- Pin Strapping Voltage Selection:
  - Three-State pins (nine voltage options)
  - 0.6V, 0.8V, 0.9V, 1.0V, 1.2V, 1.5V, 1.8V, 2.5V
     or 3.3V output voltage
- Reduced Component Count (No Feedback Resistors)
- High Efficiency (up to 95%)
- · Output Discharge when Disabled
- Constant-ON-Time Control with High Switching Frequency:
  - 1.2 MHz typical at 1.0V output voltage
- ±1.5% Output Voltage Accuracy Over Line/Load/Temperature Range
- 0.8 ms/V Soft Start Speed
- Supports Safe Start-Up with Pre-Biased Output
- Typical 1.5 µA Shutdown Supply Current
- Low Dropout Operation (100% Duty Cycle)
- Ultra-Fast Transient Response
- Latch-Off Thermal Shutdown Protection
- Latch-Off Current Limit Protection
- Power Good (PG) Open-Drain Output

#### Applications

- Solid State Drives (SSD)
- FPGAs, DSP and Low-Voltage ASIC Power

#### **General Description**

The MIC23350 is a high-efficiency, low-voltage, 3A synchronous step-down regulator. The Constant-ON-Time (COT) control architecture with HyperLight Load<sup>®</sup> provides very high efficiency at light loads, while still having ultra-fast transient response.

The MIC23350 output voltage is set by two  $V_{SEL}$  (Voltage Selection) pins, between nine different values. This method eliminates the need for an external feedback resistor divider and improves the output voltage setting accuracy.

The 2.4V to 5.5V input voltage range, low shutdown and quiescent currents make the MIC23350 ideal for single-cell Li-lon battery-powered applications. The 100% duty cycle capability provides low dropout operation, extending operating range in portable systems.

The MIC23350 pinout is compatible with the MIC23356 I<sup>2</sup>C-based programmable regulator version, such that applications can be easily converted. An open-drain Power Good output is provided to indicate when the output voltage is within 9% of regulation and facilitates the interface with an MCU, or power sequencing. If set in shutdown (EN=GND), the MIC23350 typically draws  $1.5 \,\mu$ A, while the output is discharged through  $10\Omega$  pull-down.

The MIC23350 is available in a thermally efficient, 16 Lead 2.5 mm x 2.5 mm x 0.55 mm thin FTQFN package, with an operating junction temperature range from  $-40^{\circ}$ C to  $+125^{\circ}$ C.

#### Package Type



### **Typical Application**



#### **Functional Block Diagram**



### 1.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings †

$SV_{IN}$ , $PV_{IN}$ to $A_{GND}$	–0.3V to +6V
V <sub>SW</sub> to A <sub>GND</sub>	–0.3V to +6V
V <sub>EN</sub> to A <sub>GND</sub>	–0.3V to PV <sub>IN</sub>
V <sub>PG</sub> to A <sub>GND</sub>	–0.3V to PV <sub>IN</sub>
$V_{VSEL1}$ , $V_{VSEL2}$ to $A_{GND}$	–0.3V to PV <sub>IN</sub>
PV <sub>IN</sub> to SV <sub>IN</sub>	–0.3V to +0.3V
A <sub>GND</sub> to P <sub>GND</sub>	–0.3V to +0.3V
Junction Temperature	
Storage Temperature (T <sub>S</sub> )	–65°C to +150°C
Lead Temperature (soldering, 10s)	+260°C
ESD Rating (Note 1)	
НВМ	2000V
CDM	1500V
MM	200V

**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Devices are ESD sensitive. Handling precautions recommended. Human body model, 1.5 k $\Omega$  in series with 100 pF.

### Operating Ratings<sup>(1)</sup>

Supply Voltage (PV <sub>IN</sub> )	2.4V to 5.5V
Enable Voltage (V <sub>EN</sub> )	
Power Good Pull-Up Voltage (V <sub>PU PG</sub> )	
Output Current	3A
Junction Temperature (T <sub>J</sub> )	
<b>Note 1:</b> The device is not ensured to function outside the operating range.	

DS20006126A-page 4

#### ELECTRICAL CHARACTERISTICS (Note 1) Electrical Specifications: unless otherwise specified, PV<sub>IN</sub> = 5V; V<sub>OUT</sub> = 1.0V, C<sub>OUT</sub> = 47 µF, T<sub>A</sub> = +25°C. **Boldface** values indicate $-40^{\circ}C \le T_{.1} \le +125^{\circ}C$ . **Parameters** Svm. Min. Typ. Max. Units Conditions VIN Supply Input Range V $\mathsf{PV}_{\mathsf{IN}}$ 2.4 5.5 Undervoltage Lockout UVLO 2.15 2.225 2.35 V SVIN rising Threshold Undervoltage Lockout SVIN falling UVLO H 153 mV \_ \_\_\_\_ Hysteresis **Operating Supply Current** 60 100 μA V<sub>OUT</sub> = 1.2V, nonswitching IINO \_\_\_\_ $V_{EN} = 0V, PV_{IN} = SV_{IN} = 5.5V,$ 10 $V_{SW} = V_{SEL1} = V_{SEL2} = 0V$ $-40^{\circ}C \le T_{J} \le +105^{\circ}C$ Shutdown Current 1.5 μΑ I<sub>SHDN</sub> $V_{EN} = 0V, PV_{IN} = SV_{IN} = 5.5V,$ 20 $V_{SW} = V_{SEL1} = V_{SEL2} = 0V$ -40°C $\leq T_J \leq +125$ °C Output Voltage vs. VSEL1/2 0.5910 **Output Accuracy** V<sub>OUT\_ACC</sub> 0.6 0.6090 V $V_{SEL2} = 0; V_{SEL1} = 0$ 0.7880 0.8 0.8120 V $V_{SEL2} = 0; V_{SEL1} = Z$ 0.8865 0.9 0.9135 V V<sub>SEL2</sub> = 0; V<sub>SEL1</sub> = 1 $V_{SEL2} = Z; V_{SEL1} = 0$ 0.9850 1.0 1.0150 V V<sub>SEL2</sub> = Z; V<sub>SEL1</sub> = Z V 1.1820 1.2 1.2180 V<sub>SEL2</sub> = Z; V<sub>SEL1</sub> = 1 1.4775 1.5 1.5225 V $V_{SEL2} = 1; V_{SEL1} = 0$ 1.7730 1.8 1.8270 V 2.4625 2.5 2.5375 V V<sub>SEL2</sub> = 1; V<sub>SEL1</sub> = Z V V<sub>SEL2</sub> = 1; V<sub>SEL1</sub> = 1 3.2505 3.3 3.3495 % Line Regulation 0.06 V<sub>OUT</sub> = 1.0V V<sub>IN</sub> = 2.5V to 5.5 V I<sub>OUT</sub> = 300 mA % Load Regulation 0.1 V<sub>OUT</sub> = 1.0V $I_{OUT} = 0A \text{ to } 3A$ **Enable Control** V<sub>FN</sub> rising, Regulator Enabled **EN Logic Level High** 1.2 V V<sub>EN H</sub> \_\_\_\_ EN Logic Level Low 0.4 V V<sub>EN</sub> falling, Regulator Shutdown V<sub>EN L</sub> **EN Low-Input Current** 0.01 500 nA $V_{EN} = 0V$ I<sub>EN L</sub> **EN High-Input Current** 0.01 500 nA V<sub>EN</sub> = 5.5V I<sub>EN H</sub> Enable Lockout Delay 0.25 0.4 \_ 0.15 ms VSEL Logic Level Control V<sub>SEL1.2</sub> Logic Level High V<sub>SEL H</sub> 1.2 V \_\_\_\_ V VSEL1.2 Logic Level Low V<sub>SEL L</sub> 0.4 V VSEL1,2 Logic Level Open V<sub>SEL</sub> O 0.8 \_\_\_\_ VSFI 1 2 Low-Input Current -1 0.01 1 μA $V_{SEL1.2} = 0V$ IVSEL L VSEL1.2 High-Input Current -1 0.01 1 I<sub>VSEL H</sub> μA V<sub>SEL1,2</sub> = 5.5V **TON Control/Switching Frequency** Switching ON Time TON 180 $V_{IN} = 5V$ ns \_\_\_\_ $V_{OUT} = 1V$

Note 1: Specification for packaged product only.

2: Tested in open loop. The closed-loop current limit is affected by the inductance value.

### ELECTRICAL CHARACTERISTICS (Note 1) (CONTINUED)

**Electrical Specifications:** unless otherwise specified,  $PV_{IN} = 5V$ ;  $V_{OUT} = 1.0V$ ,  $C_{OUT} = 47 \mu$ F,  $T_A = +25^{\circ}$ C. **Boldface** values indicate  $-40^{\circ}$ C  $\leq T_1 \leq +125^{\circ}$ C.

<b>Boldface</b> values indicate $-40^{\circ}C \le T_{J} \le +125^{\circ}C$ .								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Switching Frequency	FREQ		1.2	—	MHz	V <sub>OUT</sub> = 1.0V, I <sub>OUT</sub> = 3A, L = XEL4030-471ME		
		_	1.1	—		V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 3A, L = XEL4030-471		
Maximum Duty Cycle	DCMAX	—	_	100	%			
Short-Circuit Protection					•			
High-Side MOSFET Forward Current Limit	I <sub>LIM_HS</sub>	4.0	5.0	6.5	A	Note 2		
Low-Side MOSFET Forward Current Limit	I <sub>LIM_LS</sub>		4.2		A	Note 2		
Low-Side MOSFET Negative Current Limit	I <sub>LIM_NEG</sub>	-2	-3	-4	A	Note 2		
N-Channel Zero-Crossing Threshold	I <sub>ZC_TH</sub>		0.9	—	A			
Current Limit Events before Hiccup	HICCUP		8	—	Cycles			
Hiccup Period before Restart	—	_	1	_	ms			
Internal MOSFETs								
High-Side ON-Resistance	R <sub>DS-ON-HS</sub>	—	30	60	mΩ	I <sub>SW</sub> = 1A		
Low-Side ON-Resistance	R <sub>DS-ON-LS</sub>	—	16	40	mΩ	I <sub>SW</sub> = -1A		
Output Discharge Resistance	R <sub>DS-ON-DSC</sub>		10	50	Ω	$V_{EN}$ = 0V, $V_{SW}$ = 5.5V, from V <sub>OUT</sub> to P <sub>GND</sub>		
SW Leakage Current	I <sub>LEAK_SW</sub>	—	1	10	μA	$PV_{IN} = 5.5V$ , $V_{SW} = 0V$ , $V_{EN} = 0V$ , current flowing out of SW pin		
Power Good								
PG Threshold	PG_TH	87	91	95	%V <sub>OUT</sub>	V <sub>OUT</sub> Rising (Good)		
PG Hysteresis	PG_HYS	—	4	—	%V <sub>OUT</sub>	V <sub>OUT</sub> Falling		
PG Blanking Time	PG_BLANK	_	65	_	μs			
PG Output Leakage Current	PG_LEAK	—	30	300	nA	V <sub>OUT =</sub> V <sub>OUT(NOM)</sub> , V <sub>PG</sub> = 5.5V		
PG Sink Low Voltage	PG_SINKV	_	_	200	mV	V <sub>OUT</sub> = 0V; V <sub>PG</sub> = 5.5V; I <sub>PG</sub> = 10 mA		
Thermal Shutdown								
Thermal Shutdown	T <sub>SHDN</sub>	_	+165		°C	T <sub>J</sub> rising		
Thermal Shutdown Hysteresis	T <sub>SHDN_HYST</sub>		+22		°C	T <sub>J</sub> falling		
Thermal Latch-Off Soft Start Cycles	TH_LATCH	—	4	—	Cycles			

Note 1: Specification for packaged product only.

**2:** Tested in open loop. The closed-loop current limit is affected by the inductance value.

### **TEMPERATURE SPECIFICATIONS**

<b>Electrical Specifications:</b> unless otherwise specified, $SV_{IN} = PV_{IN} = 5V$ ; $V_{OUT} = 1.0V$ , $C_{OUT} = 2 \times 47 \mu$ F, $T_A = +25^{\circ}$ C. <b>Boldface</b> values indicate $-40^{\circ}$ C $\leq T_J \leq +125^{\circ}$ C.									
Parameters Sym. Min. Typ. Max. Units Conditions									
Temperature Ranges									
Junction Temperature	TJ	-40	_	+125	°C				
Storage Temperature Range	Τ <sub>Α</sub>	-65	_	+150	°C				
Package Thermal Resistances									
Thermal Resistance, 16LD 2.5 mm x 2.5 mm thin FTQFN	$\theta_{JA}$	_	+45	_	°C/W				

### 2.0 TYPICAL CHARACTERISTIC CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated,  $PV_{IN}$  = 5V, L = 0.47 µH (XEL4030-471ME),T<sub>A</sub> = +25°C.



FIGURE 2-1: Operating Supply Current vs. Input Voltage, Switching.



**FIGURE 2-2:** High-Side Current Limit vs. Temperature (Closed-Loop).



**FIGURE 2-3:** Operating Supply Current vs. Temperature, Switching.



FIGURE 2-4: R<sub>DS-ON</sub> vs. Temperature.



**FIGURE 2-5:** Efficiency vs. Load Current (V<sub>OUT</sub> = 0.6V).



**FIGURE 2-6:** Efficiency vs. Load Current  $(V_{OUT} = 1.0V)$ .





**FIGURE 2-7:** Efficiency vs. Load Current (V<sub>OUT</sub> = 3.3V).



**FIGURE 2-8:** DCM/FPWM I<sub>OUT</sub> Threshold vs. V<sub>IN</sub>.



FIGURE 2-9: Line Regulation: Output Voltage Variation vs. Input Voltage.



**FIGURE 2-10:** Load Regulation: V<sub>OUT</sub> Voltage Variation vs. I<sub>OUT</sub>.



FIGURE 2-11:Switching Frequency vs.Output Current.



Input Voltage.

Note: Unless otherwise indicated, PV  $_{IN}$  = 5V, L = 0.47  $\mu H$  (XEL4030-471ME), T\_A = +25°C.





**FIGURE 2-14:**  $V_{IN}$  Turn-Off (EN =  $PV_{IN}$ ),  $R_{LOAD} = 0.3\Omega$ .



**FIGURE 2-15:** EN Turn-On,  $R_{LOAD} = 0.3\Omega$ .





**FIGURE 2-17:** EN Turn-On into Pre-Biased Output ( $V_{pre-bias} = 0.8V$ ).











FIGURE 2-20: Hiccup Mode Short-Circuit Current Limit Response.



 $I_{OUT} = 50 mA.$ 



**FIGURE 2-22:** Switching Waveforms,  $I_{OUT} = 3A$ .



FIGURE 2-23: Load Transient Response.



FIGURE 2-24: Line Transient Response.

#### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1:	PIN FUNCTION TABLE
------------	--------------------

Pin Number	Symbol	Description
2, 3, 13, 14, 15	$P_{GND}$	Power Ground P <sub>GND</sub> is the ground path for the MIC23350 buck converter power stage.
1, 16	SW	Switch Node pin
4, 5	PV <sub>IN</sub>	Power Supply Voltage pin
6	SV <sub>IN</sub>	Analog Voltage Input pin: the power to the internal reference and control sections of the MIC23350. A 1.0 $\mu$ F ceramic capacitor from SV <sub>IN</sub> to ground must be used. Internally connected to PV <sub>IN</sub> through a 10 $\Omega$ resistor.
7	V <sub>SEL2</sub>	Output Voltage Selection Control 2 (Input) pin: the logic state of $V_{SEL1}$ and $V_{SEL2}$ selects the output voltage. This input has three digital states: High, Low and Floating.
8	V <sub>SEL1</sub>	Output Voltage Selection Control 1 (Input) pin: the logic state of $V_{SEL1}$ and $V_{SEL2}$ selects the output voltage. This input has three digital states: High, Low and Floating.
9	EN	Enable (Input) pin: logic high enables the operation of the regulator. The EN pin should not be left open
10	PG	Power Good (Output) pin: this is an open drain output that indicates when the output voltage is higher than the 91% limit
11	V <sub>OUT</sub>	Output Voltage Sense (Input) pin: this pin is used to remote sense the output voltage. Connect $V_{OUT}$ as close to the output capacitor as possible to sense the output voltage. Also provides the path to discharge the output through an internal $10\Omega$ resistor when disabled.
12	A <sub>GND</sub>	Analog Ground pin: internal signal ground for all low-power circuits
17	EP	Exposed Thermal pad, internally connected to P <sub>GND</sub>

#### 3.1 Power Ground Pin (P<sub>GND</sub>)

 $P_{GND}$  is the ground path for the MIC23350 buck converter power stage. The  $P_{GND}$  pin connects to the sources of low-side N-Channel MOSFETs, the negative terminals of input capacitors, and the negative terminals of output capacitors. The loop for the power ground should be as small as possible and separate from the analog ground (A<sub>GND</sub>) loop.

#### 3.2 Switch Node Pin (SW)

High-Current output which connects to the internal MOSFETs. Connect the inductor to this pin. This is a high-frequency, high-power connection; therefore, traces should be kept as short and as wide as is practical.

#### 3.3 Input Voltage Pin (PV<sub>IN</sub>)

Input supply to the source of the internal high-side P-channel MOSFET. The PV<sub>IN</sub> operating voltage range is from 2.4V to 5.5V. An input capacitor between PV<sub>IN</sub> and the P<sub>GND</sub> pin is required and placed as close as possible to the IC.

#### 3.4 Analog Voltage Input Pin (SV<sub>IN</sub>)

This pin is the power to the internal reference and control sections of the MIC23350. A 1.0  $\mu F$  ceramic capacitor from SV<sub>IN</sub> to ground must be used. It is internally connected to PV<sub>IN</sub> through a 10 $\Omega$  resistor.

#### 3.5 Output Voltage Selection Control Pin 2 (V<sub>SEL2</sub>)

Output Voltage Selection Control 2 (Input). The logic state of the V<sub>SEL1</sub> and V<sub>SEL2</sub> selects the output voltage. This input has three digital states: High, Low and Floating. See Table 4-1.

#### 3.6 Output Voltage Selection Control Pin 1 (V<sub>SEL1</sub>)

Output Voltage Selection Control 1 (Input). The logic state of V<sub>SEL1</sub> and V<sub>SEL2</sub> selects the output voltage. This input has three digital states: High, Low and Floating. See Table 4-1.

#### 3.7 Enable Pin (EN)

The logic high enables the operation of the regulator. The logic low shuts down the device. In the Off state, the supply current of the device is greatly reduced (typically 1.5  $\mu$ A). The EN pin should not be left open.

#### 3.8 Power Good Pin (PG)

This is an open drain output that indicates when the output voltage is higher than the 91% limit. There is a 4% hysteresis, therefore PG will return low when the falling output voltage falls below 87% of the target regulation voltage.

#### 3.9 Output Voltage Sense Pin (V<sub>OUT</sub>)

This pin is used to remote sense the output voltage. Connect to V<sub>OUT</sub> as close to the output capacitor as possible to sense the output voltage. It also provides the path to discharge the output through an internal  $10\Omega$  resistor when the device is disabled.

#### 3.10 Analog Ground Pin (A<sub>GND</sub>)

Internal signal ground for all low-power circuits. Connect to ground plane. For best load regulation, the connection path from  $A_{GND}$  to the output capacitor ground terminal should be free from parasitic voltage drops.

#### 3.11 P<sub>GND</sub> Exposed Pad (P<sub>GND</sub>)

It is electrically connected to  $P_{GND}$  pins. It must be connected with thermal vias to the ground plane to ensure adequate heat sinking. See Section 6.0, Packaging Information.

#### 4.0 FUNCTIONAL DESCRIPTION

#### 4.1 Device Overview

The MIC23350 is a high-efficiency, 3A continuous current synchronous buck regulator with HyperLight Load mode. The COT control architecture with automatic HyperLight Load mode provides very high efficiency at light loads and ultra-fast transient response.

The MIC23350 output voltage is set by two  $V_{SEL}$  three-state logic pins that can set the output voltage to nine different values. See Table 4-1.

The 2.4V to 5.5V input voltage operating range makes the device ideal for single cell Li-Ion battery-powered applications. The 100% duty cycle capability provides low dropout operation, extending battery life in portable systems. The automatic HyperLight Load mode provides very high efficiency at light loads.

This device focuses on high output voltage accuracy. Total output error is less than 1.5% over line, load and temperature.

The MIC23350 buck regulator uses an adaptive COT control method. The adaptive on-time control scheme is employed to obtain a nearly constant switching frequency in Continuous Conduction mode. Overcurrent protection is implemented by sensing the current on both the low-side and high-side internal power MOSFETs. The device includes an internal soft start function which reduces the power supply input surge current at start-up by controlling the output voltage rise time.

#### 4.2 HyperLight Load Mode (HLL)

The HLL is a power-saving mode. In HLL, the switching frequency is not constant over the operation current range, but its average value reduces proportionally to the load current. This reduces switching and drive losses and maintains high efficiency as the load current decreases.

#### 4.3 Enable (EN)

When the EN pin is pulled LOW, the IC is in a Shutdown state with all internal circuits disabled with the PG output low. During shutdown, the part typically consumes 5  $\mu$ A. When the EN pin is pulled HIGH, the start-up sequence is initiated.

#### 4.4 Power Good (PG)

The PG output is generally used for power sequencing where the PG output is tied to the enable output of another regulator. This technique avoids all the regulators powering up at the same time, causing large inrush current. The PG output is an open drain output. During start-up, when the output voltage is rising, the PG output goes high by means of an external pull-up resistor, when the output voltage reaches 91% of its set value. The PG threshold has 4% hysteresis so the PG output stays high until the output voltage falls below 87% of the set value. A built-in 65 µs blanking time is incorporated to prevent nuisance tripping.

The pull-up resistor can be connected to  $V_{IN}$ ,  $V_{OUT}$  or an external source that is less than or equal to  $V_{IN}$ . The PG pin can be connected to another regulator's enable pin for outputs sequencing. The PG output is deasserted as soon as the enable pin is pulled low or an input undervoltage condition or any other fault is detected.

# 4.5 Resistive Discharge (Soft-Discharge)

To ensure a known output condition when the device is turned off and then back on, the output is actively discharged to ground by means of an internal  $10\Omega$  resistor. This prevents the load from powering- up starting from an undefined condition.

#### 4.6 Output Voltage Setting

The MIC23350 V<sub>SEL1</sub> and V<sub>SEL2</sub> pins are used to choose among nine predefined voltage settings: 0.6V, 0.8V, 0.9V, 1.0V, 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V. These pins can be tied to V<sub>IN</sub>, GND or left floating. The relation between V<sub>SEL1</sub>/V<sub>SEL2</sub> and the output voltage is shown in Table 4-1.

V <sub>SEL2</sub>	V <sub>SEL1</sub>	V <sub>OUT</sub>
GND	GND	0.6V
GND	OPEN	0.8V
GND	V <sub>IN</sub>	0.9V
OPEN	GND	1.0V
OPEN	OPEN	1.2V
OPEN	V <sub>IN</sub>	1.5V
V <sub>IN</sub>	GND	1.8V
V <sub>IN</sub>	OPEN	2.5V
V <sub>IN</sub>	V <sub>IN</sub>	3.3V

TABLE 4-1: OUTPUT VOLTAGE SETTINGS

The output voltage sensing pin V<sub>OUT</sub> should be connected to the desired point-of-load regulation, avoiding parasitic resistive drops. It is possible to fine-tune the desired output voltage by adding a series resistor on the V<sub>OUT</sub> pin. This allows slightly higher output values programming, but should not exceed 5% deviation from the V<sub>SEL</sub> selected value.

#### **EQUATION 4-1:**

 $R_{VOUT} = 8.2k\Omega * TRIM$ 

Where:

RV<sub>OUT</sub> = V<sub>OUT</sub> series resistance needed for a TRIM% output voltage increase

#### 4.7 Converter Stability, Output Capacitor

The MIC23350 utilizes an internal compensation network and it is designed to provide stable operation with output capacitors from 47  $\mu$ F to 1000  $\mu$ F. This greatly simplifies the design where the user can add supplementary output capacitance without having to worry about stability.

#### 4.8 Soft Start

Excess bulk capacitance on the output can cause excessive input inrush current. The MIC23350 internal soft start feature forces the output voltage to rise gradually, keeping the inrush current at reasonable levels. This is particularly important in battery-powered applications. When the enable pin goes high, the output voltage starts to rise. Once the soft start period has finished, the PG comparator is enabled, and if the output voltage is above 91% of the nominal regulation voltage, then the PG output goes high.

The output voltage soft start time is determined by the soft start equation below. The soft-start time  $t_{SS}$  can be calculated by:

#### **EQUATION 4-2:**

 $t_{SS} = V_{OUT} \times t_{RAMP}$   $t_{SS} = 1.0V \times 800 \mu s / V$   $t_{SS} = 800 \mu s = 0.8 m s$ Where:  $V_{OUT} = 1.0V$  $t_{RAMP} = 800 \mu s / V$ 

#### 4.9 Dropout Operation

As the input voltage approaches the output voltage, the minimum on-time limits the maximum duty cycle. To achieve a 100% duty cycle, the high-side switch is latched on when the duty cycle reaches around 92% and stays latched until the output voltage falls 4% below its regulated value. In dropout, the output voltage is determined by the input voltage minus the voltage drop across the high-side MOSFET.

#### 4.10 Switching Frequency

The switching frequency of the MIC23350 is determined by the internal on-time ( $T_{ON}$ ) calculation. For an input voltage of 5V and an output voltage of 1V, the typical value of  $T_{ON}$  is 180 ns.

The resulting switching frequency can be estimated by the following equation:

#### **EQUATION 4-3:**

$$f_{SW} = V_{OUT} / (V_{IN} \times T_{ON})$$

The above equation is only valid in Continuous Conduction mode and for a lossless converter. In practice, losses will cause an increase of the switching frequency with respect to the ideal case. As the load current increases, losses also increase and so does the switching frequency.

The on-time calculation is adaptive, in that the  $T_{\rm ON}$  value is modulated based on the input voltage and on the target output voltage to stabilize the switching frequency against their variations. Losses are not accounted for.

## TABLE 4-2:TON FOR TYPICALAPPLICATIONS

V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	T <sub>ON</sub>
5	0.6	110
	1	180
	1.8	340
	2.5	490
	3.3	610
3.3	1	270

#### 4.11 Undervoltage Protection (UVLO)

Undervoltage protection ensures that the IC has enough voltage to bias the internal circuitry properly and provide sufficient gate drive for the power MOSFETs. When the input voltage starts to rise, both power MOSFETs are off and the PG output is pulled low. The IC starts at typically 2.225V and has a typical 153 mV of hysteresis to prevent chattering between the UVLO High and Low states.

#### 4.12 Overtemperature Fault

The MIC23350 monitors the die junction temperature to keep the IC operating properly. If the IC junction temperature exceeds +165°C, both power MOSFETs are immediately turned off. The IC is allowed to restart when the die temperature falls below +143°C.

During recovery from a thermal shutdown event, if the regulator hits another thermal shutdown event or a current limit event causes hiccup before PG can be achieved, the controller resets again. If this happens four times in a row, the part will be in a Latch-Off state and the MOSFETs are permanently latched off. The MIC23350 does not restart unless the input power is cycled or the EN pin is set low and then high again. This Latch-Off feature eliminates the thermal stress on the MIC23350 during a persistent fault event.

#### 4.13 Safe Start-Up into a Pre-Biased Output

The MIC23350 is designed for safe start-up into a pre-biased output. This feature prevents high negative inductor current flow in a pre-bias condition which can damage the IC. This is achieved by not allowing PWM operation until the control loop commands 8 switching cycles. After 8 cycles, the low-side negative current limit is switched from 0A to -3A. The cycle counter is reset to zero if the enable pin is pulled low or an input undervoltage condition or any other fault is detected.

#### 4.14 Current Limiting

The MIC23350 regulator uses both high-side and low-side current sense for current limiting. When the high-side current sense threshold is reached, the high-side MOSFET is turned off and the low-side MOS-FET is turned on. The low-side MOSFET stays on until the current falls to 80% of the high-side current threshold value then the high-side can be turned on again. If the overload condition lasts for more than seven cycles, the MIC23350 enters hiccup current limiting and both MOSFETs are turned off. There is a cool-off period before the MOSFETs are allowed to be turned on. If the regulator has another hiccup event before it reaches the PG threshold on restart it will again turn off both MOSFETs and wait for the cool-off period. If this happens more than three times in a row, then the part enters the Latch-Off state, which will permanently turn off both MOSFETs until the part is reset by cycling input power or by toggling the enable input.

#### 5.0 APPLICATION INFORMATION

#### 5.1 Output Voltage Sensing

To achieve accurate output voltage regulation, the  $V_{OUT}$  pin (internal feedback divider top terminal) should be Kelvin-connected as close as possible to the point of regulation top terminal. Since both the internal reference and the internal feedback divider's bottom terminal refer to  $A_{GND}$ , it is important to minimize voltage drops between the  $A_{GND}$  and the point of regulation return terminal (typically the ground terminal of the output capacitor which is closest to the load).

#### 5.2 Inductor Selection and Slope Compensation

When selecting an inductor, it is important to consider the following factors:

- Inductance
- · Rated current value
- · Size requirements
- DC Resistance (DCR)
- · Core losses

Values for inductance, peak, and RMS currents are required to select the output inductor. The input and output voltages and the inductance value determine the peak-to-peak inductor ripple current. Generally, higher inductance values are used with higher input voltages. Larger peak-to-peak ripple currents increase the power dissipation in the inductor and MOSFETS. Larger output ripple currents also require more output capacitance to smooth out the larger ripple current. Smaller peak-to-peak ripple currents require a larger inductance value and therefore a larger and more expensive inductor. A good compromise between size, loss, and cost is to set the inductor ripple current to be equal to about 30% of the maximum output current. The inductance value is calculated by Equation 5-1.

#### **EQUATION 5-1:**

Ŵ

$$L = \frac{V_{OUT} \times (V_{IN}(MAX) - V_{OUT})}{V_{IN}(MAX)} \times f_{SW} \times r \times I_{OUT}(MAX)}$$
  
/here:  

$$f_{SW} = Switching Frequency$$

$$r = Ratio of AC Inductor Ripple Current$$

The switching frequency can be estimated from Figure 2-11 and Figure 2-12. The peak-to-peak inductor current ripple is:

#### **EQUATION 5-2:**

$$\Delta I_{L(PP)} = \frac{V_{OUT} \times (V_{IN}(MAX) - V_{OUT})}{V_{IN}(MAX) \times f_{SW} \times L}$$

The peak inductor current is equal to the average output current plus one half of the peak-to-peak inductor current ripple.

$$I_{L(PK)} = I_{OUT(MAX)} + 0.5 \times \Delta I_{L(PP)}$$

The RMS inductor current is used to calculate the  $I^2R$  losses in the inductor.

#### **EQUATION 5-4:**

$$I_{L(RMS)} = \sqrt{I_{OUT(MAX)}^{2} + \frac{\Delta I_{L(PP)}^{2}}{12}}$$

Maximizing efficiency requires the proper selection of core material while minimizing the winding resistance. The high-frequency operation of the MIC23350 requires the use of low-loss high-frequency magnetic materials for all but the most cost-sensitive applications. Lower cost iron powder cores may be used, but the increase in core loss will reduce the efficiency of the power supply. This is especially noticeable at low output power. The winding resistance decreases efficiency at the higher output current levels. The winding resistance must be minimized, although this usually comes at the expense of a larger inductor. The power dissipated in the inductor is equal to the sum of the core and copper losses. Core loss information is usually available from the magnetics vendor. Copper loss in the inductor is calculated by Equation 5-5.

#### **EQUATION 5-5:**

$$P_{INDUCTOR(CU)} = I_{L(RMS)}^{2} \times R_{WINDING}$$

The resistance of the copper wire,  $R_{WINDING}$ , increases with the temperature. The value of the winding resistance should be at the operating temperature.

#### EQUATION 5-6:

 $P_{WINDING(HT)} = R_{WINDING(20C)} \times (1 + 0.0042 \times (T_H - T_{20C}))$ Where:  $T_H = Temperature of Wire Under$ Full Load $<math display="block">T_{20C} = Ambient Temperature$  $R_{WINDING(20C)} = Room Temperature Winding$ 

by the manufacturer)

Resistance (usually specified

#### 5.3 Output Capacitor Selection

The type of output capacitor is usually determined by its Equivalent Series Resistance (ESR). Voltage and RMS current capability are two other important factors for selecting the output capacitor. Recommended capacitor types are ceramic, OS–CON, and POSCAP. The output capacitor ESR is usually the main cause of the output ripple. The output capacitor ESR also affects the control loop from a stability point-of-view. The maximum value of ESR is calculated using Equation 5-7.

#### EQUATION 5-7:

 $ESR_{C_{OUT}} \leq \frac{\Delta V_{OUT(PP)}}{\Delta I_{L(PP)}}$ Where:  $\Delta V_{OUT(PP)} = Peak-to-Peak Output Voltage$ Ripple $<math display="block">\Delta I_{L(PP)} = Peak-to-Peak Inductor Current$ Ripple

The total output ripple is a combination of the ESR and output capacitance. The total ripple is calculated in Equation 5-8.

#### EQUATION 5-8:

$$\begin{split} & \Delta V_{OUT(PP)} = \sqrt{\left(\frac{\Delta I_{L(PP)}}{C_{OUT} \times f_{SW} \times 8}\right)^2 + \left(\Delta I_{L(PP)} \times ESR_{C_{OUT}}\right)^2} \\ & \text{Where:} \\ & \text{C}_{OUT} = \text{Output Capacitance Value} \\ & \text{f}_{SW} = \text{Switching Frequency} \end{split}$$

The output capacitor RMS current is calculated in Equation 5-9.

EQUATION 5-9:

$$I_{C_{OUT(RMS)}} = \frac{\Delta I_{L(PP)}}{\sqrt{12}}$$

The power dissipated in the output capacitor is:

#### EQUATION 5-10:

$$P_{DISS(COUT)} = I_{COUT(RMS)}^{2} \times ESR_{COUT}$$

#### 5.4 Input Capacitor Selection

The input capacitor for the power stage input  $V_{IN}$ should be selected for ripple current rating and voltage rating. Due to the pulsed waveform of the buck stage input current, ceramic input capacitors with good high-frequency characteristics are mandatory and should be placed as close to the device as possible. Additional polarized capacitors can be used in parallel to the ceramic input capacitors. Tantalum input capacitors may fail when subjected to high inrush currents, caused by turning on the input supply. A tantalum input capacitor voltage rating should be at least two times the maximum input voltage to maximize reliability. Aluminum electrolytic, OS-CON, and multilayer polymer film capacitors can handle the higher inrush currents without voltage derating. The input voltage ripple will primarily depend on the input capacitor ESR. The peak input current is equal to the peak inductor current, so:

#### EQUATION 5-11:

$$\Delta V_{IN} = I_{L(PK)} \times ESR_{CIN}$$

The input capacitor must be rated for the input current ripple. The RMS value of input capacitor current is determined at the maximum output current. Assuming the peak-to-peak inductor current ripple is low:

#### EQUATION 5-12:

$$I_{CIN(RMS)} \approx I_{OUT(MAX)} \times \sqrt{D \times (I - D)}$$
  
Where:

 $D = V_{OUT}/V_{IN}$ 

The power dissipated in the input capacitor is:

#### EQUATION 5-13:

$$P_{DISS(CIN)} = I_{CIN(RMS)}^{2} \times ESR_{CIN}$$

#### 6.0 PACKAGING INFORMATION

#### 6.1 Package Marking Information

16-Lead FTQFN 2.5 mm x 2.5 mm



Example



Legend:	XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

#### TITLE

16 LEAD FTQFN 2.5x2.5 mm PACKAGE (Flip Chip) OUTLINE & RECOMMENDED LAND PATTERN



NOTES:

- 1. Top mark Pin #1 will be laser mark.
- 2. 0.05mm max package warpage.
- 3. Max allowable burr is 0.076mm in all directions.
- 4. Black, Blue and Red color pads represent different potential. Do not connect to GND.
- 5. Black color pads represent different IOs. Do not connect together.
- 6. Shaded rectangles (area) represents solder stencil opening on exposed metal trace.
- 7. Red Color circles are VIAs. 0.30mm diameter. Should be connected to ground for maximum thermal performance.
- 8. Thermal VIAs are optional.
- 9. Recommended Land Pattern Tolerance is ±0.020mm unless specified.
- 10. See recommended Land Pattern on page2.

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging. POD-Land Pattern Doc #: FTQFN2525-16LD-PL-1-A



NOTES:

#### APPENDIX A: REVISION HISTORY

#### **Revision A (March 2019)**

· Original release of this document

NOTES:

#### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	×	<u>xx</u>	<u>xx</u>	Ex	ample	es:	
Device	Temperature Range	Package	Tape and Reel Option	a)	MIC	23350YFT:	Step-Down Converter with HyperLight Load, -40°C to +125°C Junction Temperature Range,
Device:	MIC23350 Step-Dow	n Converter with	HyperLight Load™	b)	MIC	23350YFT-TR:	HyperLight Load,
Temperature Range:	Y = -40°C to +125	5°C Junction Terr	perature Range, PB-Free				-40°C to +125°C Junction Temperature Range, 16-Lead FTQFN, Tape and Reel
Package:	FT = 16-Lead FTC	QFN 2.5 x 2.5 mn	1	Not	<b>Note 1:</b> Tape and Reel identifier only appears in th catalog part number description. This identified		
Tape and Reel Option:	TR = Tape and Re	el		is used for ordering purposes and is no on the device package. Check with yo Microchip Sales Office for package av with the Tape and Reel option.			package. Check with your es Office for package availability

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM, net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-4229-5



### Worldwide Sales and Service

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 **Technical Support:** http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Tel: 60-3-7651-7906

Tel: 60-4-227-8870

Tel: 63-2-634-9065

Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-7131-67-3636

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Malaysia - Kuala Lumpur Malaysia - Penang

Philippines - Manila

Singapore

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok

Tel: 66-2-694-1351