

CYRS1049DV33

4-Mbit (512 K × 8) Static RAM with RadStop[™] Technology

Radiation Performance

Radiation Data

- Total dose = 300 Krad
- Soft error rate (both heavy ion and proton) Heavy ions ≤ 1 × 10⁻¹⁰ upsets/bit-day with single-error correction, double error detection error detection and correction (SEC-DED EDAC)
- Neutron = 2.0 × 10¹⁴ N/cm²
- Dose rate ≥ 2.0 × 10⁹ (rad(Si)/s)
- Latch up immunity LET = 120 MeV.cm²/mg (125 °C)

Processing Flows

- Q Grade Class Q flow in compliance with MIL-PRF 38535
- V Grade Class V flow in compliance with MIL-PRF 38535

Prototyping Options

- CYPT1049DV33 protos with same functional and timing as flight units using non-radiation hardened die
- Characteristics in a 36-pin ceramic flat package

Logic Block Diagram

Features

- Temperature ranges
 Military/Space: –55 °C to 125 °C
- High speed

⊐ t_{AA} = 12 ns

Low active power

□ I_{CC} = 95 mA at 12 ns (P_{MAX} = 315 mW)

- Low CMOS standby power
- □ I_{SB2} = 15 mA
- 2.0 V data retention
- Automatic power-down when deselected
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 36-pin ceramic flat package

For a complete list of related documentation, click here.



198 Champion Court

٠

San Jose, CA 95134-1709 • 408-943-2600 Revised November 17, 2014



CYRS1049DV33

Contents

| Functional Description | 3 |
|--------------------------------|---|
| Selection Guide | |
| Pin Configuration | 3 |
| Maximum Ratings | |
| Operating Range | |
| DC Electrical Characteristics | 4 |
| Capacitance | 5 |
| Thermal Resistance | |
| AC Test Loads and Waveforms | 5 |
| Data Retention Characteristics | 6 |
| Data Retention Waveform | 6 |
| AC Switching Characteristics | 7 |
| Switching Waveforms | |
| Truth Table | |

| Ordering Information | 12 |
|---|----|
| Ordering Code Definitions | 12 |
| Package Diagram | 13 |
| Acronyms | 14 |
| Document Conventions | |
| Units of Measure | 14 |
| Glossary | 14 |
| Document History Page | |
| Sales, Solutions, and Legal Information | 16 |
| Worldwide Sales and Design Support | 16 |
| Products | 16 |
| PSoC® Solutions | 16 |
| Cypress Developer Community | 16 |
| Technical Support | 16 |



Functional Description

The CYRS1049DV33 is a high-performance complementary metal oxide semiconductor (CMOS) static RAM organized as 512 K words by 8 bits with RadStop™ technology. Cypress's state-of-the-art RadStop technology is radiation hardened through proprietary design and process hardening techniques. The 4-Mbit fast asynchronous SRAM with RadStop technology is also QML V certified with Defense Logistics Agency Land and Maritime (DLAM).

To write to the device, take Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₈).

To read <u>from</u> the device, take Chip Enable $\overline{(CE)}$ and Output Enable $\overline{(OE)}$ LOW while forcing the Write Enable $\overline{(WE)}$ HIGH.

Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins. See the Truth Table on page 11 for a complete description of read and write modes.

The eight input or output pins (I/O_0 through I/O_7) are <u>placed</u> in a high impedance state whe<u>n</u> the device is deselected (CE HIGH), the outputs are <u>disabled</u> (OE HIGH), or during a write operation (CE LOW, and WE LOW)

The CYRS1049DV33 is available in a ceramic 36-pin Flat package with center power and ground (revolutionary) pinout.

Easy memory expansion is provided by utilizing \overline{OE} , \overline{CE} , and tri-state drivers.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

Selection Guide

| Description | Military/Space | Unit |
|------------------------------|----------------|------|
| Maximum access time | 12 | ns |
| Maximum operating current | 95 | mA |
| Maximum CMOS standby current | 15 | mA |

Pin Configuration

Figure 1. 36-pin Ceramic Flat Package pinout (Top View) [1]

| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ |
|---|
|---|

Note
1. NC pins are not connected on the die.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

| Storage temperature | –65 °C to +150 °C |
|---|----------------------------------|
| Ambient temperature with power applied | –55 °C to +125 °C |
| Supply voltage on V_{CC} relative to GND $^{[2]}$ | –0.3 V to +4.6 V |
| DC voltage applied to outputs in High Z state $^{\left[2\right] }$ | 0.5 V to V _{CC} + 0.5 V |

| DC input voltage ^[2] | -0.5 V to V _{CC} + 0.5 V |
|--|-----------------------------------|
| Current into outputs (LOW) | |
| Static discharge voltage (MIL-STD-883, Method 3015) | >2001 V |
| Latch up current | > 140 mA |

Operating Range

| Range | Ambient Temperature | V _{cc} | Speed |
|----------------|------------------------|-----------------|-------|
| Military/Space | –55 °C to +125 °C | $3.3~V\pm0.3~V$ | 12 ns |

DC Electrical Characteristics

Over the Operating Range

| Baramatar | Description | Test Conditions | Test Conditions | | y/Space | Unit |
|--------------------------------|--|---|-----------------|------|-----------------------|------|
| Parameter | Description | lest conditions | | | Max | Unit |
| V _{OH} | Output high voltage | V_{CC} = Min, I_{OH} = -4.0 mA | | 2.4 | - | V |
| V _{OL} | Output low voltage | V_{CC} = Min, I _{OL} = 8.0 mA | | - | 0.4 | V |
| V _{IH} ^[2] | Input high voltage | | | 2.0 | V _{CC} + 0.3 | V |
| V _{IL} ^[2] | Input low voltage | | | -0.3 | 0.8 | V |
| I _{IX} | Input leakage current | $GND \leq V_{I} \leq V_{CC}$ | | -1 | +1 | μA |
| I _{OZ} | Output leakage current | $\text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}$, output disabled | | -1 | +1 | μA |
| I _{CC} | V _{CC} operating supply current | V_{CC} = Max, f = f _{MAX} = 1/t _{RC} | 83 MHz | - | 95 | mA |
| | | | 66 MHz | - | 85 | mA |
| | | | 40 MHz | - | 75 | mA |
| I _{SB1} | Automatic CE power-down current – TTL inputs | $\begin{array}{l} \text{Max } V_{CC}, \ \overline{\text{CE}} \geq V_{IH} \\ V_{IN} \geq V_{IH} \ \text{or} \ V_{IN} \leq V_{IL}, \ \text{f} = \text{f}_{MAX} \end{array}$ | | - | 15 | mA |
| I _{SB2} | Automatic CE power-down current – CMOS inputs | $ \begin{array}{l} \mbox{Max V}_{CC}, \ \overline{CE} \geq V_{CC} - 0.3 \ \mbox{V}, \\ \mbox{V}_{IN} \geq V_{CC} - 0.3 \ \mbox{V}, \ \mbox{or V}_{IN} \leq 0.3 \ \mbox{V} \end{array} $ | , f = 0 | - | 15 | mA |



Capacitance

| Parameter ^[3] | Description | Test Conditions | Max | Unit |
|--------------------------|-------------------|--|-----|------|
| C _{IN} | Input capacitance | T _A = 25 °C, f = 1 MHz, V _{CC} = 3.3 V | 8 | pF |
| C _{OUT} | I/O capacitance | | 8 | pF |

Thermal Resistance

| Parameter ^[3] | Description | Test Conditions | Ceramic Flat Package | Unit |
|--------------------------|--|---------------------------------|-------------------------|------|
| Θ ^{JC} | Thermal resistance (junction to case) | Test according to MIL-PRF 38538 | 3.6 | °C/W |

AC Test Loads and Waveforms





Notes

- Tested initially and after any design or process changes that may affect these parameters.
 AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).



Data Retention Characteristics

Over the Operating Range

| Parameter | Description | Conditions ^[5] | Min | Max | Unit |
|---------------------------------|--------------------------------------|---|-----|-----|------|
| V _{DR} | V _{CC} for data retention | - | 2.0 | - | V |
| ICCDR | Data retention current | $V_{CC} = V_{DR} = 2.0 \text{ V},$ $\overline{CE} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$ | _ | 15 | mA |
| t _{CDR} ^[6] | Chip deselect to data retention time | _ | 0 | _ | ns |
| t _R [7] | Operation recovery time | - | 12 | _ | ns |

Data Retention Waveform





Notes

Notes
5. No input may exceed V_{CC} + 0.3 V.
6. Tested initially and after any design or process changes that may affect these parameters.
7. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 50 μs or stable at V_{CC(min)} ≥ 50 μs.



AC Switching Characteristics

Over the Operating Range

| Parameter [8] | Description | Military | /Space | Space Unit |
|-----------------------------------|---|----------|--------|------------|
| Parameter | Description | Min | Max | |
| Read Cycle | | | • | • |
| t _{power} ^[9] | V _{CC} (typical) to the first access | 100 | - | μS |
| t _{RC} | Read cycle time | 12 | - | ns |
| t _{AA} | Address to data valid | - | 12 | ns |
| t _{OHA} | Data hold from address change | 3 | - | ns |
| t _{ACE} | CE LOW to data valid | - | 12 | ns |
| t _{DOE} | OE LOW to data valid | - | 6 | ns |
| t _{LZOE} | OE LOW to Low Z ^[10] | 0 | - | ns |
| t _{HZOE} | OE HIGH to High Z ^[10, 11] | - | 6 | ns |
| t _{LZCE} | CE LOW to Low Z [10] | 3 | - | ns |
| t _{HZCE} | CE HIGH to High Z ^[10, 11] | - | 6 | ns |
| t _{PU} | CE LOW to Power-up | 0 | - | ns |
| t _{PD} | CE HIGH to Power-down | - | 12 | ns |
| Write Cycle [12 | , 13] | | | • |
| t _{WC} | Write cycle time | 12 | - | ns |
| t _{SCE} | CE LOW to write end | 8 | - | ns |
| t _{AW} | Address setup to write end | 8 | - | ns |
| t _{HA} | Address hold from write end | 0 | - | ns |
| t _{SA} | Address setup to write start | 0 | - | ns |
| t _{PWE} | WE pulse width | 8 | - | ns |
| t _{SD} | Data setup to write end | 6 | - | ns |
| t _{HD} | Data hold from write end | 0 | - | ns |
| t _{LZWE} | WE HIGH to Low Z ^[10] | 3 | - | ns |
| t _{HZWE} | WE LOW to High Z ^[10, 11] | - | 6 | ns |

Notes

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- 9. t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access is performed. 10. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZDE} , t_{HZBE} is less than t_{LZBE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- 11. t_{HZOE}, t_{HZDE}, t_{HZDE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (c) of Figure 2 on page 5. Transition is measured when the outputs enter a high impedance state.

12. The internal write time of the memory is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. \overline{CE} and \overline{WE} must be LOW to initiate a write and the transition of either of these signals can terminate the write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the write. 13. The minimum write cycle time for Write Cycle No. 4 (WE controlled, \overline{OE} LOW) is the sum of t_{HZWE} and t_{SD}.



Switching Waveforms



Figure 5. Read Cycle No. 2 (OE Controlled) ^[15, 16]



Notes

^{14. &}lt;u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u> = V_{IL}.
15. WE is HIGH for read cycle.
16. Address valid prior to or coincident with <u>CE</u> transition LOW.



Switching Waveforms(continued)



Figure 6. Write Cycle No. 1 (CE Controlled) [17, 18]

Figure 7. Write Cycle No. 2 (WE Controlled, OE HIGH During Write) [17, 18]



Notes

- 17. Data I/O is high impedance if OE = V_{IH}
 18. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.
 19. During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms(continued)







Truth Table

| CE | OE | WE | I/O ₀ –I/O ₇ | Mode | Power |
|----|----|----|------------------------------------|----------------------------|---|
| Н | Х | Х | High Z | Power-down | Standby (I _{SB1} or I _{SB2}) |
| L | L | Н | Data out | Read | Active (I _{CC}) |
| L | Х | L | Data in | Write | Active (I _{CC}) |
| L | Н | Н | High Z | Selected, Outputs disabled | Active (I _{CC}) |



Ordering Information

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|---------------|---------------------|--------------------|---|--------------------|
| 12 | CYRS1049DV33-12FZMB | 001-67583 | 36-pin ceramic flat package | Burn-In |
| 12 | CYPT1049DV33-12FZMB | 001-67583 | 36-pin ceramic flat package, Prototype part | Burn-In |
| 12 | 5962F1123501QXA | 001-67583 | 36-pin ceramic flat package, DLAM part | Burn-In |
| 12 | 5962F1123501VXA | 001-67583 | 36-pin ceramic flat package, DLAM part | Burn-In |

Contact your local Cypress sales representative for availability of these parts

Ordering Code Definitions





Package Diagram

Figure 9. 36-pin Ceramic Flat Pack (Solder Seal Lid) Package Outline, 001-67583



001-67583 *C





Acronyms

| Acronym | Description |
|---------|--|
| CE | Chip Enable |
| CMOS | Complementary Metal Oxide Semiconductor |
| DLAM | Defense Logistics Agency Land and Maritime |
| DNU | Do Not Use |
| EDAC | Error Detection and Correction |
| I/O | Input/Output |
| LET | Linear Energy Transfer |
| OE | Output Enable |
| QML | Qualified Manufacturers List |
| SEC-DED | Single Error Correction – Double Error Detection |
| SEL | Single-Event Latch-up |
| SRAM | Static Random Access Memory |
| TSOP | Thin Small Outline Package |
| TTL | Transistor-Transistor Logic |
| WE | Write Enable |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | |
|--------|-----------------|--|
| °C | degree Celsius | |
| MHz | megahertz | |
| μA | microampere | |
| μs | microsecond | |
| mA | milliampere | |
| ns | nanosecond | |
| % | percent | |
| pF | picofarad | |
| V | volt | |
| W | watt | |

Glossary

| Total Dose | Permanent device damage due to ions over device life | | | |
|--------------------|---|--|--|--|
| Heavy Ion | Instantaneous device latch up due to single ion | | | |
| LET | Linear energy transfer (measured in MeVcm ²) | | | |
| Krad | Unit of measurement to determine device life in radiation environments. | | | |
| Neutron | Permanent device damage due to energetic neutrons or protons | | | |
| Prompt Dose | Data loss of permanent device damage due to X-rays and gamma rays <20 ns | | | |
| RadStop Technology | Cypress's patented Rad Hard design methodology | | | |
| QML V | Space level certification from DSCC. | | | |
| DLAM | Defense Logistics Agency Land and Maritime | | | |
| LSBU | Logical Single Bit Upset. Single bits in a single correction word are in error. | | | |
| LMBU | Logical Multi Bit Upset. Multiple bits in a single correction word are in error | | | |
| | | | | |



Document History Page

| Rev. | ECN No. | Origin of Change | Submission Date | Description of Change |
|------|---------|---------------------|--------------------|--|
| ** | 3098986 | HRP | 12/01/2010 | New data sheet. |
| *A | 3181475 | PRAS | 02/24/2011 | Updated Package Diagram (Replaced 44-pin TSOP II package with 36-pin fla package). |
| *В | 3438781 | HRP | 11/14/2011 | Updated Package Diagram (to current revision). |
| *C | 3554946 | HRP | 03/19/2012 | Changed status from Preliminary to Final. Updated Radiation Performance (Updated Radiation Data, Prototyping Options). Updated Features (Added (P _{MAX} = 315 mW)). Updated Functional Description (<u>Added the</u> paragraph "Easy memory expansion is provided by utilizing OE, CE, and tri-state drivers."). Updated Maximum Ratings (DC voltage applied to outputs in High Z state, DC input voltage). Updated AC Switching Characteristics(Changed the maximum value of t _{DOE} parameter from 7 ns to 6 ns). Updated Ordering Information (Additional part numbers added). |
| *D | 3887928 | HRP | 02/07/2013 | Updated Radiation Performance (Updated Processing Flows (Replaced V grade with Q grade), Prototyping Options (Added non-radiation hard, replaced V grade with Q grade)). Updated Ordering Information (Updated part numbers). |
| ۴E | 4208547 | VINI | 12/03/2013 | Updated Radiation Performance: Updated Processing Flows: Added "V Grade - Class V flow in compliance with MIL-PRF 38535". Updated Prototyping Options: Updated the first bullet as "CYPT1049DV33 protos with same functional and timing as flight units using non-radiation hardened die". Updated Ordering Information (Updated part numbers). Updated Package Diagram: spec 001-67583 – Changed revision from *A to *B. Updated in new template. Completing Sunset Review. |
| *F | 4571914 | VINI | 11/17/2014 | Added related documentation hyperlink in page 1. Updated Figure 9 in Package Diagram (spec 001-67583 *B to *C). |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

| Automotive | cypress.com/go/automotive |
|--------------------------|---------------------------|
| Aerospace & Defense | cypress.com/aero |
| Clocks & Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting & Power Control | cypress.com/go/powerpsoc |
| | cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2010-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-64292 Rev. *F

Revised November 17, 2014

Page 16 of 16

RadStopTM is a trademark of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders