HALOGEN

FREE



Vishay Siliconix

Dual N-Channel 30-V (D-S) MOSFET


PRODUCT SUMMARY						
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	I _D (A) ^a	Q _g (Typ.)			
30	0.031 at V _{GS} = 10 V	6	8 nC			
	0.040 at V _{GS} = 4.5 V	6	0 IIC			

FEATURES

- Halogen-free According to IEC 61249-2-21 **Definition**
- TrenchFET® Power MOSFET
- New Thermally Enhanced PowerPAK® ChipFET® Package
 - Small Footprint Area
 - Low On-Resistance
 - Thin 0.8 mm Profile
- 100 % R_q Tested
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS


Network




Lot Traceability and Date Code

Marking Code

Part # Code





N-Channel MOSFET

N-Channel MOSFET

FOWEIFAK CHIPFET Dual
8 D1 D1 2 3 4 4 P D2 P D2 P D2 P P P P P P P P P P P P
Bottom View

PowerPAK® ChinFFT® Dual

Ordering Information: Si5906DU-T1-GE3 (Lead (Pb)-free and Halogen-free)

ABSOLUTE MAXIMUM RATIN	IGS T _A = 25 °C,	unless othe	erwise noted	
Parameter Drain-Source Voltage		Symbol	Limit	Unit
		V_{DS}	30	V
Gate-Source Voltage		V _{GS}	± 20	V
Continuous Drain Current ($T_J = 150 ^{\circ}\text{C}$) $T_C = 25 ^{\circ}\text{C}$ $T_C = 70 ^{\circ}\text{C}$ $T_A = 25 ^{\circ}\text{C}$ $T_A = 70 ^{\circ}\text{C}$		- I _D	6 ^a 6 ^a 6 ^{a, b, c} 5.3 ^{b, c}	A
Pulsed Drain Current		I _{DM}	25	
Continuous Source-Drain Diode Current $T_C = 25 ^{\circ}\text{C}$ $T_A = 25 ^{\circ}\text{C}$		I _S	6 ^a 1.9 ^{b, c}	
$ \begin{array}{c c} T_C = 25 \ ^{\circ}C \\ \hline T_C = 70 \ ^{\circ}C \\ \hline T_A = 25 \ ^{\circ}C \\ \hline T_A = 70 \ ^{\circ}C \\ \hline \end{array} $		P _D	10.4 6.7 2.3 ^{b, c} 1.5 ^{b, c}	W
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150	°C
Soldering Recommendations (Peak Temper	ature) ^{d, e}		260	

THERMAL RESISTANCE RATINGS							
Parameter		Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient ^{b, f}	t ≤ 5 s	R_{thJA}	43	55	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	9.5	12	0/ **		

Notes:

- a. Package limited
- b. Surface Mounted on 1" x 1" FR4 board.
- d. See Solder Profile (<u>www.vishay.com/ppg273257</u>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
 e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Maximum under steady state conditions is 105 °C/W.

Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static					•	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$	30			V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA		33		mV/°C
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA		- 3.5		
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_{D} = 250 \ \mu A$	1.2		2.2	V
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Oeto Vallana Busin Ourset	1	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
Zero Gate Voltage Drain Current	IDSS	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			10	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			Α
		$V_{GS} = 10 \text{ V}, I_D = 4.8 \text{ A}$		0.025	0.031	
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 4.1 \text{ A}$		0.033	0.040	Ω
Forward Transconductance ^a	9 _{fs}	V _{DS} = 15 V, I _D = 4.8 A		14		S
Dynamic ^b					l .	ı
Input Capacitance	C _{iss}			300		
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		72		pF
Reverse Transfer Capacitance	C _{rss}			34		1
Tabal Cada Obarra	Qg	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 6.6 \text{ A}$		5.7	8.6	20
Total Gate Charge				2.9	4.4	
Gate-Source Charge	Q _{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 6.6 \text{ A}$		1.0		nC
Gate-Drain Charge	Q _{gd}			1.1		
Gate Resistance	Rg	f = 1 MHz	0.3	1.8	3.6	Ω
Turn-On Delay Time	t _{d(on)}			10	15	
Rise Time	t _r	V_{DD} = 15 V, R_L = 2.8 Ω		90	135	
Turn-Off Delay Time	t _{d(off)}	$I_D\cong 5.3$ A, V_{GEN} = 4.5 V, R_g = 1 Ω		12	20	
Fall Time	t _f			50	75	
Turn-On Delay Time	t _{d(on)}			5	10	ns
Rise Time	t _r	V_{DD} = 15 V, R_L = 2.8 Ω		15	25	
Turn-Off Delay Time	t _{d(off)}	$I_D\cong 5.3$ A, V_{GEN} = 10 V, R_g = 1 Ω		12	20	
Fall Time	t _f			5	10	
Drain-Source Body Diode Characteristi	cs			•	•	
Continuous Source-Drain Diode Current	I _S	$T_C = 25 ^{\circ}C$			6	^
Pulse Diode Forward Current	I _{SM}				25	A
Body Diode Voltage	V _{SD}	I _S = 6 A, V _{GS} = 0 V		0.8	1.2	V
Body Diode Reverse Recovery Time	t _{rr}			12	20	ns
Body Diode Reverse Recovery Charge	Q _{rr}			5	10	nC
Reverse Recovery Fall Time	t _a	$I_F = 5.3 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		6		
Reverse Recovery Rise Time	t _b			6		ns

Notes:

- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





 $\mathsf{R}_{\mathsf{DS}(\mathsf{on})}$ - On-Resistance (Ω)


0.01


0.00

0

Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






I_D - Drain Current (A)


15

On-Resistance vs. Drain Current and Gate Voltage

10




Capacitance




Transfer Characteristics






On-Resistance vs. Drain Current and Gate Voltage




Gate Charge

Vishay Siliconix


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power (Junction-to-Ambient)



Source-Drain Diode Forward Voltage



Threshold Voltage




* V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified


Safe Operating Area, Junction-to-Ambient



Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?65168.





Vishay Siliconix


PowerPAK® ChipFET® SINGLE PAD











Backside view of single pad

	MILLIMETERS			INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.85	0.028	0.030	0.033	
A ₁	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D ₂	1.75	1.87	2.00	0.069	0.074	0.079	
D ₃	0.20	0.25	0.30	0.008	0.010	0.012	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E ₂	1.38	1.50	1.63	0.054	0.059	0.064	
E ₃	0.45	0.50	0.55	0.018	0.020	0.022	
е		0.65 BSC			0.026 BSC		
Н	0.15	0.20	0.25	0.006	0.008	0.010	
K	0.25	-	-	0.010	-	-	
K ₁	0.30	-	-	0.012	-	-	
L	0.30	0.35	0.40	0.012	0.014	0.016	


Document Number: 73203 www.vishay.com 19-Jul-10

Package Information


Vishay Siliconix





PowerPAK® ChipFET® DUAL PAD











Backside view of dual pad


	MILLIMETERS			INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.85	0.028	0.030	0.033	
A ₁	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D ₂	1.07	1.20	1.32	0.042	0.047	0.052	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E ₂	0.92	1.05	1.17	0.036	0.041	0.046	
е		0.65 BSC			0.026 BSC		
Н	0.15	0.20	0.25	0.006	0.008	0.010	
K	0.20	-	-	0.008	-	=	
K ₁	0.20	-	-	0.008	-	=	
L	0.30	0.35	0.40	0.012	0.014	0.016	
CN: C10-0618-F WG: 5940	Rev. C, 19-Jul-09						

www.vishay.com Document Number: 73203 19-Jul-10

APPLICATION NOTE



RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Dual



Recommended Minimum Pads Dimensions in mm/(Inches)

Note: This is Flipped Mirror Image Pin #1 Location is Top Left Corner

Return to Index



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000